Lee-eun Yu, Changsik Shin, Seungwhun Paik, Jing-Jia Liou, Youngsoo Shin. Sampling Correlation Sources for Timing Yield Analysis of Sequential Circuits with Clock Networks. Journal of Circuits, Systems, and Computers, 20(8):1547-1569, 2011. [doi]
Abstract is missing.