Performance Limits of Gated Delay Line Time Integrators

Fei Yuan. Performance Limits of Gated Delay Line Time Integrators. In IEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2022, Halifax, NS, Canada, September 18-20, 2022. pages 213-218, IEEE, 2022. [doi]

Abstract

Abstract is missing.