The following publications are possibly variants of this publication:
- Digit-Serial Versatile Multiplier Based on a Novel Block Recombination of the Modified Overlap-Free Karatsuba AlgorithmChiou-Yng Lee, Jiafeng Xie. tcas, 66-I(1):203-214, 2019. [doi]
- Low Area-Delay Complexity Digit-Level Parallel-In Serial-Out Multiplier Over GF(2m) Based on Overlap-Free Karatsuba AlgorithmChiou-Yng Lee, Jiafeng Xie. iccd 2018: 187-194 [doi]
- Low Complexity Digit-Serial Multiplier over GF(2^m) Using Karatsuba TechnologyTrong-Yen Lee, Min-Jea Liu, Chia-Chen Fan, Chia-Chun Tsai, Haixia Wu. cisis 2013: 461-466 [doi]
- Digit Serial-In-Serial-Out Systolic Multiplier for Montogomery's AlgorithmKeon-Jik Lee, Kee-Won Kim, Kee-Young Yoo. ISCApdcs 2001: 500-504
- Digit-serial-in-serial-out systolic multiplier for Montgomery algorithmKeon-Jik Lee, Kee-Won Kim, Kee-Young Yoo. ipl, 82(2):65-71, 2002. [doi]
- Low-Complexity Digit-Serial and Scalable SPB/GPB Multipliers Over Large Binary Extension Fields Using (b, 2)-Way Karatsuba DecompositionChiou-Yng Lee, Chun-Sheng Yang, Bimal Kumar Meher, Pramod Kumar Meher, Jeng-Shyang Pan. tcas, 61-I(11):3115-3124, 2014. [doi]