Optimizing Post-Silicon Validation for FPGA Serial Configuration using an Automation Framework and Timing Characterization Verification - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Mohd Amiruddin Zainol, Sompon Khamron, Ng Gua Bin. Optimizing Post-Silicon Validation for FPGA Serial Configuration using an Automation Framework and Timing Characterization Verification. In IEEE International Test Conference in Asia, ITC-Asia 2023, Matsue, Japan, September 12-14, 2023. pages 1-6, IEEE, 2023. [doi]

This author has not been identified. Look up 'Mohd Amiruddin Zainol' in GoogleThis author has not been identified. Look up 'Sompon Khamron' in GoogleThis author has not been identified. Look up 'Ng Gua Bin' in Google

runs on WebDSL