A DBT-based VLSI systolic architecture for hard squared error clustering

Emilio L. Zapata, Ramón Doallo, S. Barro. A DBT-based VLSI systolic architecture for hard squared error clustering. Journal of Systems Architecture, 27(1-5):299-305, 1989. [doi]

Abstract

Abstract is missing.