A PCIe DMA engine to support the virtualization of 40 Gbps FPGA-accelerated network appliances

Jose Fernando Zazo, Sergio López-Buedo, Yury Audzevich, Andrew W. Moore 0002. A PCIe DMA engine to support the virtualization of 40 Gbps FPGA-accelerated network appliances. In Michael Hübner, Maya Gokhale, René Cumplido, editors, International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015, Riviera Maya, Mexico, December 7-9, 2015. pages 1-6, IEEE, 2015. [doi]

Authors

Jose Fernando Zazo

This author has not been identified. Look up 'Jose Fernando Zazo' in Google

Sergio López-Buedo

This author has not been identified. Look up 'Sergio López-Buedo' in Google

Yury Audzevich

This author has not been identified. Look up 'Yury Audzevich' in Google

Andrew W. Moore 0002

This author has not been identified. Look up 'Andrew W. Moore 0002' in Google