A 35µW 96.8dB SNDR 1 kHz BW multi-step incremental ADC using multi-slope extended counting with a single integrator - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yi Zhang, Chia-Hung Chen, Tao He, Gabor C. Temes. A 35µW 96.8dB SNDR 1 kHz BW multi-step incremental ADC using multi-slope extended counting with a single integrator. In 2016 IEEE Symposium on VLSI Circuits, VLSIC 2016, Honolulu, HI, USA, June 15-17, 2016. pages 1-2, IEEE, 2016. [doi]

This author has not been identified. Look up 'Yi Zhang' in GoogleThis author has not been identified. Look up 'Chia-Hung Chen' in GoogleThis author has not been identified. Look up 'Tao He' in GoogleThis author has not been identified. Look up 'Gabor C. Temes' in Google

runs on WebDSL