Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
En-Hui Zhang, Shih-Hsu Huang. Low-Power Low-Error Fixed-Width Multiplier Design for Digital Signal Processing. In IEEE International Conference on Consumer Electronics, ICCE 2021, Las Vegas, NV, USA, January 10-12, 2021. pages 1-5, IEEE, 2021. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal ProcessingNing Zhu, Wang Ling Goh, Weija Zhang, Kiat Seng Yeo, Zhi-Hui Kong. tvlsi, 18(8):1225-1229, 2010. [doi] Two-dimensional signal gating for low-power array multiplier designZhijun Huang, Milos D. Ercegovac. iscas 2002: 489-492 [doi]
The following publications are possibly variants of this publication: