Integrated ISS and FPGA SoC HW/SW Co-verification environment design - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Xunying Zhang, Fei Hui, Qiang Wang, XuBang Shen. Integrated ISS and FPGA SoC HW/SW Co-verification environment design. In Proceedings of the 12th International Conference on CSCW in Design, CSCWD 2008, April 16-18, 2008, Nanyang Hotel, Xi an Jiaotong University, Xi an, China. pages 1071-1075, IEEE, 2008. [doi]

The following publications are possibly variants of this publication:

Accelerating Autonomous Path Planning on FPGAs with Sparsity-Aware HW/SW Co-OptimizationsXiaoyu Niu, Yanjun Zhang, Yifan Zhang, Hongzheng Tian, Bo Yu, Shaoshan Liu, Sitao Huang. fpga 2024: 42 [doi]

runs on WebDSL