MEG: A RISCV-Based System Simulation Infrastructure for Exploring Memory Optimization Using FPGAs and Hybrid Memory Cube

Jialiang Zhang, Yang Liu, Gaurav Jain, Yue Zha, Jonathan Ta, Jing Li. MEG: A RISCV-Based System Simulation Infrastructure for Exploring Memory Optimization Using FPGAs and Hybrid Memory Cube. In 27th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2019, San Diego, CA, USA, April 28 - May 1, 2019. pages 145-153, IEEE, 2019. [doi]

Authors

Jialiang Zhang

This author has not been identified. Look up 'Jialiang Zhang' in Google

Yang Liu

This author has not been identified. Look up 'Yang Liu' in Google

Gaurav Jain

This author has not been identified. Look up 'Gaurav Jain' in Google

Yue Zha

This author has not been identified. Look up 'Yue Zha' in Google

Jonathan Ta

This author has not been identified. Look up 'Jonathan Ta' in Google

Jing Li

This author has not been identified. Look up 'Jing Li' in Google