Characterization and Design of Logic Circuits in the Presence of Carbon Nanotube Density Variations

Jie Zhang, Nishant Patil, Arash Hazeghi, H.-S. Philip Wong, Subhasish Mitra. Characterization and Design of Logic Circuits in the Presence of Carbon Nanotube Density Variations. IEEE Trans. on CAD of Integrated Circuits and Systems, 30(8):1103-1113, 2011. [doi]

Authors

Jie Zhang

This author has not been identified. It may be one of the following persons: Look up 'Jie Zhang' in Google

Nishant Patil

This author has not been identified. Look up 'Nishant Patil' in Google

Arash Hazeghi

This author has not been identified. Look up 'Arash Hazeghi' in Google

H.-S. Philip Wong

This author has not been identified. Look up 'H.-S. Philip Wong' in Google

Subhasish Mitra

This author has not been identified. Look up 'Subhasish Mitra' in Google