Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Ke Zhang, Xiaoyang Wu, Lu Yu. An Area-efficient VLSI Implementation of CA-2D-VLC Decoder for AVS. In International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA. pages 3151-3154, IEEE, 2007. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: An efficient VLSI architecture for CBAC of AVS HDTV decoderJunhao Zheng, Wen Gao, David Wu, Don Xie. spic, 24(4):324-332, 2009. [doi] An efficient VLSI architecture of VLD for AVS HDTV decoderBin Sheng, Wen Gao, Don Xie, Di Wu. tce, 52(2):696-701, 2006. [doi] An Efficient VLSI Architecture for Motion Compensation of AVS HDTV DecoderJunhao Zheng, Lei Deng, Peng Zhang, Don Xie. jcst, 21(3):370-377, 2006. [doi]
The following publications are possibly variants of this publication: