AES architectures for minimum-energy operation and silicon demonstration in 65nm with lowest energy per encryption

Wenfeng Zhao, Yajun Ha, Massimo Alioto. AES architectures for minimum-energy operation and silicon demonstration in 65nm with lowest energy per encryption. In 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, May 24-27, 2015. pages 2349-2352, IEEE, 2015. [doi]

Authors

Wenfeng Zhao

This author has not been identified. Look up 'Wenfeng Zhao' in Google

Yajun Ha

This author has not been identified. Look up 'Yajun Ha' in Google

Massimo Alioto

This author has not been identified. It may be one of the following persons: Look up 'Massimo Alioto' in Google