Hardware Compilation of Deep Neural Networks: An Overview

Ruizhe Zhao, Shuanglong Liu, Ho-Cheung Ng, Erwei Wang, James J. Davis, Xinyu Niu, Xiwei Wang, Huifeng Shi, George A. Constantinides, Peter Y. K. Cheung, Wayne Luk. Hardware Compilation of Deep Neural Networks: An Overview. In 29th IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2018, Milano, Italy, July 10-12, 2018. pages 1-8, IEEE Computer Society, 2018. [doi]

Authors

Ruizhe Zhao

This author has not been identified. Look up 'Ruizhe Zhao' in Google

Shuanglong Liu

This author has not been identified. Look up 'Shuanglong Liu' in Google

Ho-Cheung Ng

This author has not been identified. Look up 'Ho-Cheung Ng' in Google

Erwei Wang

This author has not been identified. Look up 'Erwei Wang' in Google

James J. Davis

This author has not been identified. Look up 'James J. Davis' in Google

Xinyu Niu

This author has not been identified. Look up 'Xinyu Niu' in Google

Xiwei Wang

This author has not been identified. Look up 'Xiwei Wang' in Google

Huifeng Shi

This author has not been identified. Look up 'Huifeng Shi' in Google

George A. Constantinides

This author has not been identified. Look up 'George A. Constantinides' in Google

Peter Y. K. Cheung

This author has not been identified. Look up 'Peter Y. K. Cheung' in Google

Wayne Luk

This author has not been identified. Look up 'Wayne Luk' in Google