Precision Improvement of Power-Efficient Capacitive Senor Readout Circuit Using Multi-Nested Clocks - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Longjie Zhong, Donglai Xu, Xinquan Lai, Yuheng Wang, Xinqin Liao, Zhongyuan Fang, Yuanjin Zheng. Precision Improvement of Power-Efficient Capacitive Senor Readout Circuit Using Multi-Nested Clocks. IEEE Trans. on Circuits and Systems, 67-I(8):2578-2587, 2020. [doi]

This author has not been identified. Look up 'Longjie Zhong' in GoogleThis author has not been identified. Look up 'Donglai Xu' in GoogleThis author has not been identified. Look up 'Xinquan Lai' in GoogleThis author has not been identified. Look up 'Yuheng Wang' in GoogleThis author has not been identified. Look up 'Xinqin Liao' in GoogleThis author has not been identified. Look up 'Zhongyuan Fang' in GoogleThis author has not been identified. Look up 'Yuanjin Zheng' in Google

runs on WebDSL