A high-throughput low-power fully parallel 1024-bit 1/2-rate low density parity check code decoder in 3-dimensional integrated circuits

Lili Zhou, Cherry Wakayama, Nuttorn Jangkrajarng, Bo Hu, C.-J. Richard Shi. A high-throughput low-power fully parallel 1024-bit 1/2-rate low density parity check code decoder in 3-dimensional integrated circuits. In Fumiyasu Hirose, editor, Proceedings of the 2006 Conference on Asia South Pacific Design Automation: ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006. pages 92-93, IEEE, 2006. [doi]

Authors

Lili Zhou

This author has not been identified. Look up 'Lili Zhou' in Google

Cherry Wakayama

This author has not been identified. Look up 'Cherry Wakayama' in Google

Nuttorn Jangkrajarng

This author has not been identified. Look up 'Nuttorn Jangkrajarng' in Google

Bo Hu

This author has not been identified. Look up 'Bo Hu' in Google

C.-J. Richard Shi

This author has not been identified. Look up 'C.-J. Richard Shi' in Google