Implementing a 2-Gbs 1024-bit 1/2-rate low-density parity-check code decoder in three-dimensional integrated circuits

Lili Zhou, Cherry Wakayama, Robin Panda, Nuttorn Jangkrajarng, Bo Hu, C.-J. Richard Shi. Implementing a 2-Gbs 1024-bit 1/2-rate low-density parity-check code decoder in three-dimensional integrated circuits. In 25th International Conference on Computer Design, ICCD 2007, 7-10 October 2007, Lake Tahoe, CA, USA, Proceedings. pages 194-201, IEEE, 2007. [doi]

Authors

Lili Zhou

This author has not been identified. Look up 'Lili Zhou' in Google

Cherry Wakayama

This author has not been identified. Look up 'Cherry Wakayama' in Google

Robin Panda

This author has not been identified. Look up 'Robin Panda' in Google

Nuttorn Jangkrajarng

This author has not been identified. Look up 'Nuttorn Jangkrajarng' in Google

Bo Hu

This author has not been identified. Look up 'Bo Hu' in Google

C.-J. Richard Shi

This author has not been identified. Look up 'C.-J. Richard Shi' in Google