A 16-65 cycles/MB H.264/AVC motion compensation architecture for Quad-HD applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jinjia Zhou, Dajiang Zhou, Gang He, Satoshi Goto. A 16-65 cycles/MB H.264/AVC motion compensation architecture for Quad-HD applications. In Proceedings of the 19th European Signal Processing Conference, EUSIPCO 2011, Barcelona, Spain, August 29 - Sept. 2, 2011. pages 729-733, IEEE, 2011. [doi]

This author has not been identified. Look up 'Jinjia Zhou' in GoogleThis author has not been identified. Look up 'Dajiang Zhou' in GoogleThis author has not been identified. Look up 'Gang He' in GoogleThis author has not been identified. Look up 'Satoshi Goto' in Google

runs on WebDSL