Sparse Tensor Core: Algorithm and Hardware Co-Design for Vector-wise Sparse Neural Networks on Modern GPUs - researchr publication

researchr

You are not signed in
Sign in
Sign up

Maohua Zhu, Tao Zhang, Zhenyu Gu, Yuan Xie 0001. Sparse Tensor Core: Algorithm and Hardware Co-Design for Vector-wise Sparse Neural Networks on Modern GPUs. In Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2019, Columbus, OH, USA, October 12-16, 2019. pages 359-371, ACM, 2019. [doi]

Abstract is missing.

runs on WebDSL