Concepts for run-time and error-resilient control flow checking of embedded RISC CPUs

Daniel Ziener, Jürgen Teich. Concepts for run-time and error-resilient control flow checking of embedded RISC CPUs. IJAACS, 2(3):256-275, 2009. [doi]

Abstract

Abstract is missing.