Gate Level Description of Synchronous Hardware and Automatic Verification Based on Theorem Proving

Per Bjesse. Gate Level Description of Synchronous Hardware and Automatic Verification Based on Theorem Proving. PhD thesis, Chalmers University of Technology, Gothenburg, Sweden, 2001. [doi]

Abstract

Abstract is missing.