Techniques for Increasing Security and Reliability of IP Cores Embedded in FPGA and ASIC Designs

Daniel Ziener. Techniques for Increasing Security and Reliability of IP Cores Embedded in FPGA and ASIC Designs. PhD thesis, University of Erlangen-Nuremberg, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.