Testing time - time to test?: using formal methods for the timing analysis of digital circuits

Matthias Sauer. Testing time - time to test?: using formal methods for the timing analysis of digital circuits. PhD thesis, University of Freiburg, Freiburg im Breisgau, Germany, 2014. [doi]

Abstract

Abstract is missing.