Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain

Yousef Baroud. Memory efficient hardware architectures for data compression and reduction in the parallel image processing domain. PhD thesis, University of Stuttgart, Germany, 2019. [doi]

Abstract

Abstract is missing.