Design synthesis for dynamically reconfigurable logic systems

Milan Vasilko. Design synthesis for dynamically reconfigurable logic systems. PhD thesis, Bournemouth University, Poole, UK, 2000. [doi]

Abstract

Abstract is missing.