Design and implementation of low-latency, low-power reconfigurable on-chip networks

Chia-Hsin Chen. Design and implementation of low-latency, low-power reconfigurable on-chip networks. PhD thesis, Massachusetts Institute of Technology, Cambridge, USA, 2017. [doi]

Abstract

Abstract is missing.