Power-balanced instruction scheduling for pipelined VLIW architectures

Shu Xiao. Power-balanced instruction scheduling for pipelined VLIW architectures. PhD thesis, Nanyang Technological University, Singapore, 2006. [doi]

Abstract

Abstract is missing.