Co-optimizing High-Level Synthesis and Physical Design for Rapid Timing Closure of Large-Scale FPGA Designs

Licheng Guo. Co-optimizing High-Level Synthesis and Physical Design for Rapid Timing Closure of Large-Scale FPGA Designs. PhD thesis, University of California, Los Angeles, USA, 2022. [doi]

Abstract

Abstract is missing.