Timing verification and optimization of circuits with level-sensitive latches

Timothy M. Burks. Timing verification and optimization of circuits with level-sensitive latches. PhD thesis, University of Michigan, USA, 1994. [doi]

Authors

Timothy M. Burks

This author has not been identified. Look up 'Timothy M. Burks' in Google