Timing verification and optimization of circuits with level-sensitive latches

Timothy M. Burks. Timing verification and optimization of circuits with level-sensitive latches. PhD thesis, University of Michigan, USA, 1994. [doi]

Abstract

Abstract is missing.