Architectural & circuit level techniques to improve energy efficiency of high speed serial links

Saurabh Saxena. Architectural & circuit level techniques to improve energy efficiency of high speed serial links. PhD thesis, University of Illinois Urbana-Champaign, USA, 2015. [doi]

Abstract

Abstract is missing.