A multi-bit error tolerant register file for a high reliable embedded processor

Siamak Esmaeeli, Morteza Hosseini, Bijan Vosoughi Vahdat, Bizhan Rashidian. A multi-bit error tolerant register file for a high reliable embedded processor. In 18th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2011, Beirut, Lebanon, December 11-14, 2011. pages 532-537, IEEE, 2011. [doi]

Abstract

Abstract is missing.