Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA - researchr publication

researchr

You are not signed in
Sign in
Sign up

Ghizlane Lhairech-Lebreton, Philippe Coussy, Eric Martin. Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA. In International Conference on Field Programmable Logic and Applications, FPL 2010, August 31 2010 - September 2, 2010, Milano, Italy. pages 464-468, IEEE, 2010. [doi]

Abstract is missing.

runs on WebDSL