CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design

Kazuhiro Ueda, Hitoshi Kitazawa, Ikuo Harada. CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design. IEEE Trans. on CAD of Integrated Circuits and Systems, 4(1):12-22, 1985. [doi]

Abstract

Abstract is missing.