Neungsoo Park - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 26 from 26

2020

High performance parallel KMP algorithm on a heterogeneous architectureNeungsoo Park, Soeun Park, Myungho Lee. cluster, 23(3):2205-2217, 2020. [doi]

2019

Gender Classification Based on the Non-Lexical Cues of Emergency Calls with Recurrent Neural Networks (RNN)Guiyoung Son, Soonil Kwon, Neungsoo Park. symmetry, 11(4):525, 2019. [doi]

2018

Design Algorithm for Optimum Capacity of ESS Connected With PVs Under the RPS ProgramHyun-Gu Lee, Gyu-Gwang Kim, Byeong Gwan Bhang, David Kwangsoon Kim, Neungsoo Park, Hyung Keun Ahn. access, 6:45899-45906, 2018. [doi]

High Performance Parallel KMP Algorithm on a Heterogeneous ArchitectureSoeun Park, Daehee Kim, Neungsoo Park, Myungho Lee. saso 2018: 65-71 [doi]

2014

Router architecture evaluation for security networkYungho Choi, Lark-Kyo Kim, Hyungkeun Ahn, Neungsoo Park. ppna, 7(4):628-635, 2014. [doi]

2013

High throughput energy efficient parallel FFT architecture on FPGAsRen Chen, Neungsoo Park, Viktor K. Prasanna. hpec 2013: 1-6 [doi]

Sensor Protocol for Roaming Bluetooth Multiagent SystemsNeungsoo Park, Bijoy Kumar Mandal, Young-Ho Park. ijdsn, 2013, 2013. [doi]

2012

Evaluation of the Image Backtrack-Based Fast Direct Mode Decision AlgorithmYungho Choi, Neungsoo Park. jips, 8(4):685-692, 2012. [doi]

2011

An Extended Cloud Computing Architecture for Immediate Sharing of Avionic ContentsDoo-Hyun Kim, Seung-Hwa Song, Seung-Jung Shin, Neungsoo Park. acn 2011: 439-446 [doi]

2007

Quarter-pel Interpolation Architecture in H.264/AVC DecoderJongwoo Bae, Neungsoo Park, Seong-Won Lee. ipc 2007: 224-227 [doi]

A high performance NIDS using FPGA-based regular expression matchingJanghaeng Lee, Sung Ho Hwang, Neungsoo Park, Seong-Won Lee, SungIk Jun, Young-Soo Kim. SAC 2007: 1187-1191 [doi]

2006

2005

A Hardware Implementation for Fingerprint RetrievalYongwha Chung, Kichul Kim, Min Kim, Sung Bum Pan, Neungsoo Park. kes 2005: 374-380 [doi]

2004

Dynamic data layouts for cache-conscious implementation of a class of signal transformsNeungsoo Park, Viktor K. Prasanna. tsp, 52(7):2120-2134, 2004. [doi]

2003

Tiling, Block Data Layout, and Memory Hierarchy PerformanceNeungsoo Park, Bo Hong, Viktor K. Prasanna. tpds, 14(7):640-654, 2003. [doi]

2002

Analysis of Memory Hierarchy Performance of Block Data LayoutNeungsoo Park, Bo Hong, Viktor K. Prasanna. icpp 2002: 35 [doi]

2001

Cache conscious Walsh-Hadamard transformNeungsoo Park, Viktor K. Prasanna. icassp 2001: 1205-1208 [doi]

2000

Performance of On-Chip Multiprocessors for Vision TasksYongwha Chung, K. Park, W. Hahn, Neungsoo Park, Viktor K. Prasanna. ipps 2000: 242-249 [doi]

Dynamic Data Layouts for Cache-Conscious Factorization of DFTNeungsoo Park, Dongsoo Kang, Kiran Bondalapati, Viktor K. Prasanna. ipps 2000: 693-702 [doi]

1999

Efficient Algorithms for Block-Cyclic Array Redistribution Between Processor SetsNeungsoo Park, Viktor K. Prasanna, Cauligi S. Raghavendra. tpds, 10(12):1217-1240, 1999. [doi]

1998

Efficient Algorithms for Block-Cyclic Array Redistribution between Processor SetsNeungsoo Park, Viktor K. Prasanna, Cauligi S. Raghavendra. sc 1998: 10 [doi]

1997

Efficient Algorithms for Multi-dimensional Block-Cyclic Redistribution of ArraysYoung Won Lim, Neungsoo Park, Viktor K. Prasanna. icpp 1997: 234-241 [doi]

1996

Synthesis of VLSI architectures for tree-structured image codingNeungsoo Park, Jongwoo Bae, Viktor K. Prasanna. In ICIP (2). 1996: 999-1002 [doi]

Sign in or sign up to see more results.

runs on WebDSL