| 0 | -- | 0 | K. Amal Thomas, Soumyajit Poddar, Hemanta Kumar Mondal. A CNN Hardware Accelerator Using Triangle-based Convolution |
| 0 | -- | 0 | Alireza Nooraiepour, Shaghayegh Vosoughitabar, Chung-Tse Michael Wu, Waheed U. Bajwa, Narayan B. Mandayam. Time-varying Metamaterial-enabled Directional Modulation Schemes for Physical Layer Security in Wireless Communication Links |
| 0 | -- | 0 | Dilip Kumar Maity, Surajit Kumar Roy, Chandan Giri. A Cost-Effective Built-In Self-Test Mechanism for Post-Manufacturing TSV Defects in 3D ICs |
| 0 | -- | 0 | Yavar Safaei Mehrabani, Samaneh Goldani Gigasari, Mohammad Mirzaei, Hamidreza Uoosefian. A Novel Highly-Efficient Inexact Full Adder Cell for Motion and Edge Detection Systems of Image Processing in CNFET Technology |
| 0 | -- | 0 | Yulhwa Kim, HyungJun Kim, Jae-Joon Kim. Extreme Partial-Sum Quantization for Analog Computing-In-Memory Neural Network Accelerators |
| 0 | -- | 0 | Meysam Zaeemi, Siamak Mohammadi. High-level Modeling and Verification Platform for Elastic Circuits with Process Variation Considerations |
| 0 | -- | 0 | Mohsen Riahi Alam, M. Hassan Najafi, Nima Taherinejad. Sorting in Memristive Memory |
| 0 | -- | 0 | Anteneh Gebregiorgis, Hoang Anh Du Nguyen, Jintao Yu, Rajendra Bishnoi, Mottaqiallah Taouil, Francky Catthoor, Said Hamdioui. A Survey on Memory-centric Computer Architectures |
| 0 | -- | 0 | Haiyang Han, Theoni Alexoudi, Chris Vagionas, Nikos Pleros, Nikos Hardavellas. A Practical Shared Optical Cache With Hybrid MWSR/R-SWMR NoC for Multicore Processors |
| 0 | -- | 0 | Arslan Riaz, Dylan Nash, Jonathan Ngo, Chiraag Juvekar, Phillip M. Nadeau, Tao Yu, Rabia Tugce Yazicigil. Security Assessment of Phase-Based Ranging Systems in a Multipath Environment |
| 0 | -- | 0 | Simone Ruffini, Luca Caronti, Kasim Sinan Yildirim, Davide Brunelli. NORM: An FPGA-based Non-volatile Memory Emulation Framework for Intermittent Computing |
| 0 | -- | 0 | Kangwei Xu, Dongrong Zhang, Qiang Ren, Yuanqing Cheng, Patrick Girard 0001. All-spin PUF: An Area-efficient and Reliable PUF Design with Signature Improvement for Spin-transfer Torque Magnetic Cell-based All-spin Circuits |
| 0 | -- | 0 | Jiaxin Peng, Yousra Alkabani, Krunal Puri, Xiaoxuan Ma, Volker J. Sorger, Tarek A. El-Ghazawi. A Deep Neural Network Accelerator using Residue Arithmetic in a Hybrid Optoelectronic System |
| 0 | -- | 0 | You Wu, Lin Li. Zallocator: A High Throughput Write-Optimized Persistent Allocator for Non-Volatile Memory |
| 0 | -- | 0 | Jeong Jun Lee, Wenrui Zhang, Yuan Xie, Peng Li. SaARSP: An Architecture for Systolic-Array Acceleration of Recurrent Spiking Neural Networks |
| 0 | -- | 0 | Vanessa Chen, Mohammad Al Faruque, Fadi J. Kurdahi. Guest Editorial: Secure Radio-Frequency (RF)-Analog Electronics and Electromagnetics |
| 0 | -- | 0 | N. Nalla Anandakumar, Mohammad S. Hashmi, Somitra Kumar Sanadhya. Design and Analysis of FPGA-based PUFs with Enhanced Performance for Hardware-oriented Security |
| 0 | -- | 0 | Maitreyi Ashok, Matthew J. Turner, Ronald L. Walsworth, Edlyn V. Levine, Anantha P. Chandrakasan. Hardware Trojan Detection Using Unsupervised Deep Learning on Quantum Diamond Microscope Magnetic Field Images |
| 0 | -- | 0 | Tahoura Mosavirik, Fatemeh Ganji, Patrick Schaumont, Shahin Tajik. ScatterVerif: Verification of Electronic Boards Using Reflection Response of Power Distribution Network |