0 | -- | 0 | Xiaotong Cui, Jeff Jun Zhang, Kaijie Wu 0001, Siddharth Garg, Ramesh Karri. Split Manufacturing-Based Register Transfer-Level Obfuscation |
0 | -- | 0 | Zhou Zhao, Ashok Srivastava, Lu Peng, Qing Chen. Long Short-Term Memory Network Design for Analog Computing |
0 | -- | 0 | Su-Kyung Yoon, Young-Sun Youn, Bernd Burgstaller, Shin-Dug Kim. Self-learnable Cluster-based Prefetching Method for DRAM-Flash Hybrid Main Memory Architecture |
0 | -- | 0 | Mladen Slijepcevic, Carles Hernández, Jaume Abella, Francisco J. Cazorla. Time-Randomized Wormhole NoCs for Critical Applications |
0 | -- | 0 | Edoardo Fusella, Mahdi Nikdast, Ian O'Connor, José Flich, Sudeep Pasricha. Guest Editors' Introduction: Emerging Networks-on-Chip Designs, Technologies, and Applications |
0 | -- | 0 | Janibul Bashir, Eldhose Peter, Smruti R. Sarangi. BigBus: A Scalable Optical Interconnect |
0 | -- | 0 | P. Veda Bhanu, Pranav Venkatesh Kulkarni, Soumya J.. Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement |
0 | -- | 0 | Ahmed Louri, Jacques Collet, Avinash Karanth. Limit of Hardware Solutions for Self-Protecting Fault-Tolerant NoCs |
0 | -- | 0 | Sneha N. Ved, Sarabjeet Singh, Joycee Mekie. PANE: Pluggable Asynchronous Network-on-Chip Simulator |
0 | -- | 0 | Zhen Xu, Xuhao Chen, Jie Shen 0003, Yang Zhang, Cheng Chen 0005, Canqun Yang. GARDENIA: A Graph Processing Benchmark Suite for Next-Generation Accelerators |
0 | -- | 0 | Bingzhe Li, Yaobin Qin, Bo Yuan 0001, David J. Lilja. Neural Network Classifiers Using a Hardware-Based Approximate Activation Function with a Hybrid Stochastic Multiplier |
0 | -- | 0 | Kanchan Manna, Chatla Swami Sagar, Santanu Chattopadhyay, Indranil Sengupta 0001. Thermal-aware Test Scheduling Strategy for Network-on-Chip based Systems |
0 | -- | 0 | Mourad Dridi, Stéphane Rubini, Mounir Lallali, Martha Johanna Sepúlveda Flórez, Frank Singhoff, Jean-Philippe Diguet. Design and Multi-Abstraction-Level Evaluation of a NoC Router for Mixed-Criticality Real-Time Systems |