External Links

    Journal: TACO

    Volume 1, Issue 4

    369 -- 388Allan Hartstein, Thomas R. Puzak. The optimum pipeline depth considering both power and performance
    389 -- 417Adrián Cristal, Oliverio J. Santana, Mateo Valero, José F. Martínez. Toward kilo-instruction processors
    418 -- 444Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasan. An analysis of a resource efficient checkpoint architecture
    445 -- 475Chia-Lin Yang, Alvin R. Lebeck, Hung-Wei Tseng, Chien-Hao Lee. Tolerating memory latency through push prefetching for pointer-intensive applications
    runs on