| 0 | -- | 0 | Marvin Damschen, Lars Bauer, Jörg Henkel. Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors |
| 0 | -- | 0 | Qingchuan Shi, George Kurian, Farrukh Hijaz, Srinivas Devadas, Omer Khan. LDAC: Locality-Aware Data Access Control for Large-Scale Multicore Cache Hierarchies |
| 0 | -- | 0 | Hyukwoo Park, Myungsu Cha, Soo-Mook Moon. Concurrent JavaScript Parsing for Faster Loading of Web Apps |
| 0 | -- | 0 | Junwhan Ahn, Sungjoo Yoo, Kiyoung Choi. AIM: Energy-Efficient Aggregation Inside the Memory Hierarchy |
| 0 | -- | 0 | Dongliang Xiong, Kai Huang, Xiaowen Jiang, Xiaolang Yan. Memory Access Scheduling Based on Dynamic Multilevel Priority in Shared DRAM Systems |
| 0 | -- | 0 | Saurav Muralidharan, Michael Garland, Albert Sidelnik, Mary W. Hall. Designing a Tunable Nested Data-Parallel Programming System |
| 0 | -- | 0 | Nikolaos Tampouratzis, Pavlos M. Mattheakis, Ioannis Papaefstathiou. Accelerating Intercommunication in Highly Parallel Systems |
| 0 | -- | 0 | Yunquan Zhang, Shigang Li 0002, Shengen Yan, Huiyang Zhou. A Cross-Platform SpMV Framework on Many-Core Architectures |
| 0 | -- | 0 | Erik Tomusk, Christophe Dubach, Michael F. P. O'Boyle. Selecting Heterogeneous Cores for Diversity |
| 0 | -- | 0 | Daniele De Sensi, Massimo Torquati, Marco Danelutto. A Reconfiguration Algorithm for Power-Aware Parallel Applications |
| 0 | -- | 0 | Tom Spink, Harry Wagstaff, Björn Franke. Hardware-Accelerated Cross-Architecture Full-System Virtualization |
| 0 | -- | 0 | Keval Vora, Rajiv Gupta, Guoqing (Harry) Xu. Synergistic Analysis of Evolving Graphs |
| 0 | -- | 0 | Tiago M. Vale, João A. Silva, Ricardo J. Dias, João M. Lourenço. Pot: Deterministic Transactional Execution |
| 0 | -- | 0 | Yigit Demir, Nikos Hardavellas. Energy-Proportional Photonic Interconnects |
| 0 | -- | 0 | Pierre Michaud. Some Mathematical Facts About Optimal Cache Replacement |
| 0 | -- | 0 | Alberto Scolari, Davide Basilio Bartolini, Marco Domenico Santambrogio. A Software Cache Partitioning System for Hash-Based Caches |
| 0 | -- | 0 | Jawad Haj-Yihia, Ahmad Yasin, Yosi Ben-Asher, Avi Mendelson. Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems |
| 0 | -- | 0 | Amir Kavyan Ziabari, Yifan Sun, Yenai Ma, Dana Schaa, José L. Abellán, Rafael Ubal, John Kim, Ajay Joshi, David R. Kaeli. UMH: A Hardware-Based Unified Memory Hierarchy for Systems with Multiple Discrete GPUs |
| 0 | -- | 0 | Wenlei Bao, Changwan Hong, Sudheer Chunduri, Sriram Krishnamoorthy, Louis-Noël Pouchet, Fabrice Rastello, P. Sadayappan. Static and Dynamic Frequency Scaling on Multicore CPUs |
| 0 | -- | 0 | Zhonghai Lu, Yuan Yao. Aggregate Flow-Based Performance Fairness in CMPs |
| 0 | -- | 0 | Zheng Li, Fang Wang, Dan Feng, Yu Hua, Jingning Liu, Wei Tong. MaxPB: Accelerating PCM Write by Maximizing the Power Budget Utilization |
| 0 | -- | 0 | Ismail Akturk, Riad Akram, Mohammad Majharul Islam, Abdullah Muzahid, Ulya R. Karpuzcu. Accuracy Bugs: A New Class of Concurrency Bugs to Exploit Algorithmic Noise Tolerance |
| 0 | -- | 0 | Saumay Dublish, Vijay Nagarajan, Nigel Topham. Cooperative Caching for GPUs |
| 0 | -- | 0 | Mehmet Can Kurt, Sriram Krishnamoorthy, Gagan Agrawal, Bin Ren. User-Assisted Store Recycling for Dynamic Task Graph Schedulers |
| 0 | -- | 0 | Michael R. Jantz, Forrest J. Robinson, Prasad A. Kulkarni. Impact of Intrinsic Profiling Limitations on Effectiveness of Adaptive Optimizations |
| 0 | -- | 0 | Fernando Fernandes, Lucas Weigel, Claudio Jung, Philippe O. A. Navaux, Luigi Carro, Paolo Rech. Evaluation of Histogram of Oriented Gradients Soft Errors Criticality for Automotive Applications |