0 | -- | 0 | Ramyad Hadidi, Lifeng Nai, Hyojong Kim, Hyesoon Kim. CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory |
0 | -- | 0 | Christina Peterson, Damian Dechev. A Transactional Correctness Tool for Abstract Data Types |
0 | -- | 0 | Hongyeol Lim, Giho Park. Triple Engine Processor (TEP): A Heterogeneous Near-Memory Processor for Diverse Kernel Operations |
0 | -- | 0 | George Patsilaras, James Tuck. ReDirect: Reconfigurable Directories for Multicore Architectures |
0 | -- | 0 | Daniele De Sensi, Tiziano De Matteis, Massimo Torquati, Gabriele Mencagli, Marco Danelutto. 3 ARSEC Benchmark Suite |
0 | -- | 0 | Libo Huang, Ya-shuai Lü, Li Shen, Zhiying Wang. Improving the Efficiency of GPGPU Work-Queue Through Data Awareness |
0 | -- | 0 | Adarsh Patil, Ramaswamy Govindarajan. HAShCache: Heterogeneity-Aware Shared DRAMCache for Integrated Heterogeneous Systems |
0 | -- | 0 | Matteo Ferroni, Andrea Corna, Andrea Damiani, Rolando Brondolin, Juan A. Colmenares, Steven A. Hofmeyr, John Kubiatowicz, Marco D. Santambrogio. Power Consumption Models for Multi-Tenant Server Infrastructures |
0 | -- | 0 | Milad Mohammadi, Tor M. Aamodt, William J. Dally. CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution Near In-Order Energy with Near Out-of-Order Performance |
0 | -- | 0 | Somayeh Sardashti, David A. Wood. Could Compression Be of General Use? Evaluating Memory Compression across Domains |
0 | -- | 0 | Chencheng Ye, Chen Ding, Hao Luo, Jacob Brock, Dong Chen, Hai Jin. Cache Exclusivity and Sharing: Theory and Optimization |
0 | -- | 0 | Christophe Alias, Alexandru Plesco. Optimizing Affine Control With Semantic Factorizations |
0 | -- | 0 | Rahul Jain 0004, Preeti Ranjan Panda, Sreenivas Subramoney. Cooperative Multi-Agent Reinforcement Learning-Based Co-optimization of Cores, Caches, and On-chip Network |
0 | -- | 0 | Kanakagiri Raghavendra, Biswabandan Panda, Madhu Mutyam. MBZip: Multiblock Data Compression |
0 | -- | 0 | Julien Proy, Karine Heydemann, Alexandre Berzati, Albert Cohen 0001. Compiler-Assisted Loop Hardening Against Fault Attacks |
0 | -- | 0 | Toufik Baroudi, Rachid Seghir, Vincent Loechner. Optimization of Triangular and Banded Matrix Operations Using 2d-Packed Layouts |
0 | -- | 0 | Jaime Arteaga, Stéphane Zuckerman, Guang R. Gao. Generating Fine-Grain Multithreaded Applications Using a Multigrain Approach |
0 | -- | 0 | Giorgis Georgakoudis, Hans Vandierendonck, Peter Thoman, Bronis R. de Supinski, Thomas Fahringer, Dimitrios S. Nikolopoulos. SCALO: Scalability-Aware Parallelism Orchestration for Multi-Threaded Workloads |
0 | -- | 0 | Alexandra Angerd, Erik Sintorn, Per Stenström. A Framework for Automated and Controlled Floating-Point Accuracy Reduction in Graphics Applications on GPUs |
0 | -- | 0 | Richard Neill, Andi Drebes, Antoniu Pop. Fuse: Accurate Multiplexing of Hardware Performance Counters Across Executions |
0 | -- | 0 | Muhammad Waqar Azhar, Per Stenström, Vassilis Papaefstathiou. SLOOP: QoS-Supervised Loop Execution to Reduce Energy on Heterogeneous Architectures |
0 | -- | 0 | Rahul Shrivastava, V. Krishna Nandivada. Energy-Efficient Compilation of Irregular Task-Parallel Loops |
0 | -- | 0 | Shivam Swami, Poovaiah M. Palangappa, Kartik Mohanram. ECS: Error-Correcting Strings for Lifetime Improvements in Nonvolatile Memories |
0 | -- | 0 | George Matheou, Paraskevas Evripidou. Data-Driven Concurrency for High Performance Computing |