| 0 | -- | 0 | Ruobing Han, Jaewon Lee, Jaewoong Sim, Hyesoon Kim. COX : Exposing CUDA Warp-level Functions to CPUs |
| 0 | -- | 0 | Yuhao Li, Benjamin C. Lee. Phronesis: Efficient Performance Modeling for High-dimensional Configuration Tuning |
| 0 | -- | 0 | Yiding Liu, Xingyao Zhang, Donglin Zhuang, Xin Fu, Shuaiwen Song. DynamAP: Architectural Support for Dynamic Graph Traversal on the Automata Processor |
| 0 | -- | 0 | Tim Hartley, Foivos S. Zakkak, Andy Nisbet, Christos Kotselidis, Mikel Luján. Just-In-Time Compilation on ARM - A Closer Look at Call-Site Code Consistency |
| 0 | -- | 0 | Aart J. C. Bik, Penporn Koanantakool, Tatiana Shpeisman, Nicolas Vasilache, Bixia Zheng, Fredrik Kjolstad. Compiler Support for Sparse Tensor Computations in MLIR |
| 0 | -- | 0 | Chao Zhang 0039, Maximilian H. Bremer, Cy P. Chan, John Shalf, Xiaochen Guo. ASA: Accelerating Sparse Accumulation in Column-wise SpGEMM |
| 0 | -- | 0 | Changwei Zou, Yaoqing Gao, Jingling Xue. Practical Software-Based Shadow Stacks on x86-64 |
| 0 | -- | 0 | Amirreza Yousefzadeh, Jan Stuijt, Martijn Hijdra, Hsiao-Hsuan Liu, Anteneh Gebregiorgis, Abhairaj Singh, Said Hamdioui, Francky Catthoor. Energy-efficient In-Memory Address Calculation |
| 0 | -- | 0 | Chandrahas Tirumalasetty, Chih-Chieh Chou, A. L. Narasimha Reddy, Paul Gratz, Ayman Abouelwafa. Reducing Minor Page Fault Overheads through Enhanced Page Walker |
| 0 | -- | 0 | Pierre Michaud, Anis Peysieux. HAIR: Halving the Area of the Integer Register File with Odd/Even Banking |
| 0 | -- | 0 | Lan Gao, Jing Wang, Weigong Zhang. Adaptive Contention Management for Fine-Grained Synchronization on Commodity GPUs |
| 0 | -- | 0 | Erling Rennemo Jellum, Milica Orlandic, Edmund Brekke, Tor Arne Johansen, Torleiv H. Bryne. Solving Sparse Assignment Problems on FPGAs |
| 0 | -- | 0 | Jiansong Li, Xueying Wang, Xiaobing Chen, Guangli Li, Xiao Dong, Peng Zhao 0008, Xianzhi Yu, Yongxin Yang, Wei Cao, Lei Liu 0030, Xiaobing Feng 0002. An Application-oblivious Memory Scheduling System for DNN Accelerators |
| 0 | -- | 0 | Aditya Narayan, Yvain Thonnart, Pascal Vivet, Ayse K. Coskun, Ajay Joshi. Architecting Optically Controlled Phase Change Memory |
| 0 | -- | 0 | Hwisoo So, Moslem Didehban, Yohan Ko, Aviral Shrivastava, Kyoungwoo Lee. EXPERTISE: An Effective Software-level Redundant Multithreading Scheme against Hardware Faults |