| 0 | -- | 0 | Raghid Morcel, Hazem M. Hajj, Mazen A. R. Saghir, Haitham Akkary, Hassan Artail, Rahul Khanna, Anil S. Keshavamurthy. FeatherNet: An Accelerated Convolutional Neural Network Design for Resource-constrained FPGAs |
| 0 | -- | 0 | Chunkun Bo, Vinh Dang, Ted Xie, Jack Wadden, Mircea Stan, Kevin Skadron. Automata Processing in Reconfigurable Architectures: In-the-Cloud Deployment, Cross-Platform Evaluation, and Fast Symbol-Only Reconfiguration |
| 0 | -- | 0 | Deming Chen. Editorial: A Message from the New Editor-in-Chief |
| 0 | -- | 0 | Julian Oppermann, Melanie Reuter-Oppermann, Lukas Sommer, Andreas Koch 0001, Oliver Sinnen. Exact and Practical Modulo Scheduling for High-Level Synthesis |
| 0 | -- | 0 | Xuegong Zhou, Lingli Wang, Alan Mishchenko. Fast Adjustable NPN Classification Using Generalized Symmetries |
| 0 | -- | 0 | Dinh Van Luan, Xuan Truong Nguyen, Hyuk-Jae Lee. A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation |