SEDAAF: FPGA Based Single Exact Dual Approximate Adders for Approximate Processors

Chandan Kumar Jha 0001, Kailash Prasad, Arun Singh Tomar, Joycee Mekie. SEDAAF: FPGA Based Single Exact Dual Approximate Adders for Approximate Processors. In IEEE International Symposium on Circuits and Systems, ISCAS 2020, Sevilla, Spain, October 10-21, 2020. pages 1-5, IEEE, 2020. [doi]

Abstract

Abstract is missing.