Abstract is missing.
- Targeting Multistable Dynamics in a Second-Order Memristor CircuitMauro Di Marco, Mauro Forti, Giacomo Innocenti, Alberto Tesi, Fernando Corinto. 1-5 [doi]
- Fast-Response Paradigm of Si Photodiode Array to Increase the Effective Sensitive Area of Detectors in Wireless Optical Biotelemetry LinksAndrea De Marcellis, Guido Di Patrizio Stanchieri, Marco Faccio, Elia Palange, Timothy G. Constandinou. 1-5 [doi]
- FPAD: A Multistage Approximation Methodology for Designing Floating Point Approximate DividersChandan Kumar Jha 0001, Kailash Prasad, Vibhor Kumar Srivastava, Joycee Mekie. 1-5 [doi]
- CASPER: CAD Framework for a Novel Transistor-Level Programmable FabricMustafa M. Shihab, Bharath Ramanidharan, Gaurav Rajavendra Reddy, Jingxiang Tian, William Swartz, Carl Sechen, Yiorgos Makris. 1-5 [doi]
- Evaluating the JEDEC Standard JEP173, Dynamic RDSON Test Method for GaN HEMTsCarlos Bernal, Manuel Jimenez, Fabio Andrade. 1-4 [doi]
- A Delay-Based Neuromorphic Processor for Arrhythmias DetectionXiangpeng Liang, Hua Fan, John Mercer, Hadi Heidari. 1-5 [doi]
- Towards Semantically Scalable Image Coding using Semantic MapNing Yan, Dong Liu, Houqiang Li, Feng Wu, Zhiwei Xiong, Zheng-Jun Zha. 1-5 [doi]
- Power System Emulator Based on PLL ArchitectureAsif Wahid, Sayed Abdullah Sadat, Mostafa Ardakani, Armin Tajalli. 1-4 [doi]
- Collaborative Localization Based on Traffic Landmarks for Autonomous DrivingSiheng Chen, Ningxiao Zhang, Huifang Sun. 1-5 [doi]
- Accelerating Stereo Matching on Mutlicore ARM PlatformTaki Eddine Saidi, Abdelhakim Khouas, Abbes Amira. 1-5 [doi]
- Analog Circuits to Accelerate the Relaxation Process in the Equilibrium Propagation AlgorithmArmin Najarpour Foroushani, Hussein Assaf, Fereidoon Hashemi Noshahr, Yvon Savaria, Mohamad Sawan. 1-5 [doi]
- Self-Adjusting Deadtime Generator for High-Efficiency High-Voltage Switched-Mode Power AmplifiersAhmed Abuelnasr, Mohamed Ali, Mostafa Amer, Morteza Nabavi, Ahmad Hassan, Benoit Gosselin, Yvon Savaria. 1-5 [doi]
- Dynamic Graph CNN for Event-Camera Based Gesture RecognitionJunming Chen, Jingjing Meng, Xinchao Wang, Junsong Yuan. 1-5 [doi]
- A High-Resolution Oscillator Based Resistance-to-Digital Converter with Non-Linearity Canceling Feedback by ΔΣ Modulated Variable ResistorShuya Nakagawa, Takumi Miyazaki, Hiroki Ishikuro. 1-5 [doi]
- A Low-Power Low-Cost On-Chip Digital Background Calibration for Pipelined ADCsXizhu Peng, Jinfeng Guo, Qingqing Bao, ZeYu Li, Haoyu Zhuang, He Tang. 1 [doi]
- MuBiNN: Multi-Level Binarized Recurrent Neural Network for EEG Signal ClassificationSeyed Ahmad Mirsalari, Sima Sinaei, Mostafa E. Salehi, Masoud Daneshtalab. 1-5 [doi]
- Live Demonstration: Capacitive-Based Gesture Recognition System for Human-Machine Interface in Automotive ApplicationsE. Ferro, J. A. González, M. Segovia. 1 [doi]
- Vision Guided Crop Detection in Field Robots using FPGA-Based Reconfigurable ComputersCyrus Wing-Hei Chan, Philip H. W. Leong, Hayden Kwok-Hay So. 1-5 [doi]
- A Common Invariant Subspace Approach to Exact Order Reduction for Multidimensional Roesser State-Space ModelsKosuke Sasaki, Kaige Huo, Dongdong Zhao, Shi Yan, Li Xu 0004. 1-5 [doi]
- Image Processing by Cellular Memcomputing StructuresAlon Ascoli, Ronald Tetzlaff, Ioannis Messaris, S. Kang, Leon Ong Chua. 1-5 [doi]
- Higher Quality Images for a Visible-Light CMOS Sensor by Suppressing Spatial Row-Wise Noise with an Output-Capacitor-Less, Internal Low-Dropout RegulatorAli E. Zadeh. 1-4 [doi]
- Security Vulnerabilities of Obfuscated Analog CircuitsVaibhav Venugopal Rao, Kyle Juretus, Ioannis Savidis. 1-5 [doi]
- MAM: Mixed Attention Module with Random Disruption Augmentation for Image ClassificationWeiyu Zeng, Jiuwen Cao, Jianzhong Wang, Xiaoping Lai, Zhiping Lin. 1-5 [doi]
- High-Q Coupled-Coil Power-Combining Technique for Fully Integrated CMOS Power AmplifierMatthew Love, Mury Thian, Floris van der Wilt, Koen van Hartingsveldt, Kave Kianush. 1-5 [doi]
- Voltage Divider for Self-Limited Analog State Programing of MemristorsIoannis Vourkas, Jorge Gomez, Angel Abusleme, Georgios Ch. Sirakoulis, Antonio Rubio. 1 [doi]
- A 6.4pJ/Bit Strong Physical Unclonable Function Based on Multiple-Stage Amplifier ChainJieyun Zhang, Xiaojin Zhao, Man Kay Law, Chongyao Xu, Jiahao Liu, Pui-In Mak, Rui Paulo Martins. 1-5 [doi]
- All-Digital Calibration Algorithms to Correct for Static Non-Linearities in ADCsPaul Wenbo Chen, Nijwm Wary, Luke Wang, Qiwei Wang, Anthony Chan Carusone. 1-5 [doi]
- ISCAS 2020 CAS Transactions Paper; Random Number Generators Based on Irregular Sampling and Fibonacci-Galois Ring OscillatorsKaya Demir, Salih Ergün. 1 [doi]
- Analysis of Spurs Impact in PLL-Based FMCW Radar SystemsLuigi Grimaldi, Dmytro Cherniak, Werner Grollitsch, Roberto Nonis. 1-4 [doi]
- RNN-Based Detection of Fault Attacks on RSATroya Çagil Köylü, Cezar Rodolfo Wedig Reinbrecht, Said Hamdioui, Mottaqiallah Taouil. 1-5 [doi]
- Live Demonstration: A Tracking System Based on a Real-Time Bio-Inspired Optical Flow SensorRafael de la Rosa-Vidal, José María Guerrero-Rodríguez, Juan Antonio Leñero-Bardallo. 1 [doi]
- An FPGA-Based Hybrid Neural Network Accelerator for Embedded Satellite Image ClassificationEdgar Lemaire, Matthieu Moretti, Lionel Daniel, Benoît Miramond, Philippe Millet, Frédéric Feresin, Sébastien Bilavarn. 1-5 [doi]
- AVAC: A Machine Learning Based Adaptive RRAM Variability-Aware Controller for Edge DevicesShikhar Tuli, Shreshth Tuli. 1-5 [doi]
- Optimized Driver Design for Integrated Reconfigurable Switched Capacitor ConvertersGianluca Marin, Kyrylo Cherniak, Volha Subotskaya, Emanuele Bodano, Christoph Sandner, Andrea Bevilacqua. 1-4 [doi]
- A Convolutional Neural Network Accelerator Architecture with Fine-Granular Mixed Precision ConfigurabilityXian Zhou, Li Zhang, Chuliang Guo, Xunzhao Yin, Cheng Zhuo. 1-5 [doi]
- Investigation of Effect of Stray Capacitances in Air-Core Toroidal Transformer at High-Frequency Oscillation Based on Internal Magnetic Flux DensityKazuki Hashimoto, Takafumi Okuda, Takashi Hikihara. 1-4 [doi]
- Constructive Estimates of the Pull-In Range for Synchronization Circuit Described by Integro-Differential EquationsAnton V. Proskurnikov, Vera B. Smirnova. 1-5 [doi]
- A Simple Bandgap Reference Based on VGO Extraction with Single-Temperature TrimmingPangzhou Li, Nanqi Liu, Degang Chen. 1-5 [doi]
- PHMNet: A Deep Super Resolution Network using Parallel and Hierarchical Multi-Scale Residual BlocksAlireza Esmaeilzehi, M. Omair Ahmad, M. N. S. Swamy. 1-5 [doi]
- Discrete Multitone Signalling for Wireline CommunicationBehraz Vatankhahghadim, Nijwm Wary, Anthony Chan Carusone. 1-5 [doi]
- Pros and Cons of ST and SIG FinFET Inverters for Low Power DesignsLeonardo B. Moraes, Alexandra L. Zimpeck, Cristina Meinhardt, Ricardo Reis 0001. 1-5 [doi]
- A Monolithic Optical Encoder using CMOS Image Sensor with Background Light CancellationYou-Shin Chen, Tzu-Hsiang Hsu, Guan-Cheng Chen, Chien-Wen Chen, Chih-Cheng Hsieh. 1-4 [doi]
- A 4.2-pJ/Conv 10-b Asynchronous ADC with Hybrid Two-Tier Level-Crossing Event CodingRajkumar Kubendran, Jongkil Park, Ritvik Sharma, Chul Kim, Siddharth Joshi, Gert Cauwenberghs, Sohmyung Ha. 1-5 [doi]
- Wide Dynamic Range Front-End Programmable Isolation Amplifier using Integrated CMOS Hall Effect SensorSeyed Sepehr Mirfakhraei, Yves Audet, Morteza Nabavi, Bashar Youness, Mohamed Ali, Ahmad Hassan, Mohamad Sawan. 1-5 [doi]
- On the Responsible Subjects of Self-Driving Cars under the SAE System: An Improvement SchemeHao Zhan, Dan Wan, Zhiwei Huang. 1-5 [doi]
- Comparison of Second-Order and Third-Order Compensation of Inductive Power Transfer Converters Based on Sensitivity AnalysisYing Liu, Chi K. Tse, Chunbo Zhu, Siu Chung Wong. 1-5 [doi]
- Design and Implementation of a Pre-Surgical Investigation System by VR+AR+MR TechniquesChing-Hwa Cheng, Huy Anh Nguyen, Tang-Chieh Liu. 1 [doi]
- A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data RateEttore Napoli, Davide De Caro, Nicola Petra, Antonio G. M. Strollo. 1 [doi]
- ARIAN: A Scalable Method for Adding aRbItrAry Numbers on Modern ProcessorsKonstantinos Poulos, Iraklis Anagnostopoulos, Themistoklis Haniotakis. 1-5 [doi]
- Weighted Pulse Decomposition Analysis of Fingertip Photoplethysmogram Signals for Blood Pressure AssessmentChiu-Hua Huang, Jia-Wei Guo, Yu-Chia Yang, Pei-Yun Tsai, An-Yeu Andy Wu, Hung-Ju Lin, Tzung-Dau Wang. 1-5 [doi]
- A 75kb SRAM in 65nm CMOS for In-Memory Computing Based Neuromorphic Image DenoisingSumon Kumar Bose, Vivek Mohan, Arindam Basu. 1-5 [doi]
- A 0.6V 12-Bit Binary-Scaled Redundant SAR ADC with 83dB SFDRDeng Luo, Milin Zhang, Zhihua Wang. 1-4 [doi]
- A CNN Based Human Bowel Sound Segment Recognition Algorithm with Reduced Computation Complexity for Wearable Healthcare SystemKang Zhao, Hanjun Jiang, Tao Yuan, Chun Zhang, Wen Jia, Zhihua Wang. 1-5 [doi]
- Memory Organization for Energy-Efficient Learning and Inference in Digital Neuromorphic AcceleratorsClemens J. S. Schaefer, Patrick Faley, Emre O. Neftci, Siddharth Joshi. 1-5 [doi]
- Fast Simulation of Non-Linear Circuits using Semi-Analytical Solutions Based on the Matrix ExponentialJ. A. Serrano, Antonio J. Ginés, Eduardo J. Peralías. 1-5 [doi]
- Statistical Timing Model for Subthreshold Circuit with Correlated Variation ConsiderationJingjing Guo, Peng Cao 0002, Mengxiao Li, Zhiyuan Liu, Jun Yang. 1-5 [doi]
- 1-V 15-μW 130-nm CMOS Super Class AB OTAAntonio Lopez-Martin, José María Algueta-Miguel, M. Pilar Garde, Ramón G. Carvajal, Jaime Ramírez-Angulo. 1-4 [doi]
- A Novel Terminal Aided Synchronization Scheme for Intelligent Transportation Systems with Vehicle-to-Anything (V2X) CommunicationsZixuan Chen, Shunqing Zhang, Shan Cao, Shugong Xu, Yi Shi. 1-5 [doi]
- Spatio-Temporal Δ-Σ N2-Port ADC Noise Shaping for N × N Antenna ArraysH. Malavipathirana, Arjuna Madanayake, Chamira U. S. Edussooriya, Soumyajit Mandal, Nilan Udayanga, Jifu Liang, Leonid Belostotski. 1-5 [doi]
- High-Throughput Digital Readout System for Real-Time Ion Imaging using CMOS ISFET ArraysLei Kuang, Junming Zeng, Pantelis Georgiou. 1-5 [doi]
- A Vertex-Edge Graph Convolutional Network for Skeleton-Based Action RecognitionKai Liu, Lei Gao 0001, Naimul Mefraz Khan, Lin Qi 0001, Ling Guan. 1-5 [doi]
- Biologically Plausible Contrast Detection using a Memristor ArrayJason K. Eshraghian, Corey Lammie, Mostafa Rahimi Azghadi. 1-5 [doi]
- VLSI Design of Tree-Based Inference for Low-Power Learning ApplicationsBrunno A. Abreu, Mateus Grellert, Sergio Bampi. 1-5 [doi]
- On the Design of High Switching Frequency DC-DC Buck Converter Power Stages for Automotive Post-Regulated ApplicationsFilippo Boera, Bernd Pflaum, Giuseppe Torti, Franco Maloberti, Edoardo Bonizzoni. 1-4 [doi]
- Remaining Useful Life Prediction of Lithium-Ion Batteries using Semi-Empirical Model and Bat-Based Particle FilterYucheng Lian, Jing V. Wang, Xiangtian Deng, Jianqiang Kang, Guorong Zhu, Kui Xiang. 1-5 [doi]
- Reliability-Driven Neural Network Training for Memristive Crossbar-Based Neuromorphic Computing SystemsJunPeng Wang, Qi Xu, Bo Yuan, Song Chen 0001, Bei Yu 0001, Feng Wu. 1-4 [doi]
- A Wide Range and High Accuracy Sensor Interface with Switching Regulator for Coin-Cell Powered Tiny Wireless Sensor NodeK. Tatehora, Yohsuke Shiiki, S. Nakagawa, Takahisa Tanaka, Ken Uchida, Hiroki Ishikuro. 1-4 [doi]
- Live Demonstration: Electroforming of TiO2-x Memristor Devices using High Speed PulsesPatrick Foster, Jinqi Huang, Alexander Serb, Themis Prodromakis, Christos Papavassiliou. 1 [doi]
- Power Management Integrated Circuit for Electrostatic Kinetic Energy HarvestersAbdelkrim Bessaad, Amine Rhouni, Philippe Basset, Dimitri Galayko. 1-5 [doi]
- Design and Implementation of a Machine Learning Based EEG Processor for Accurate Estimation of Depth of AnesthesiaWala Saadeh, Fatima Hameed Khan, Muhammad Awais Bin Altaf. 1 [doi]
- Active Noise Shaping SAR ADC Based on ISDM with the 5MHz BandwidthBo Gao, Xin Li, Chenggang Yan, Jianhui Wu. 1-4 [doi]
- Effect of Time Constant on Speech Enhancement in Hearing Aids Based on Auditory Neural FeedbackFangqi Liu, Andreas Demosthenous. 1-5 [doi]
- PRISM: Energy-Efficient Polymorphic Operation Based on Spin-Orbit Torque Memory for Reconfigurable ComputingLiang Chang 0002, Zhaohao Wang, Yang Zhao, Youguang Zhang, Weisheng Zhao, Jun Zhou. 1-5 [doi]
- Exploring the Importance of Sensors' Calibration in Inertial Navigation SystemsKonstantinos Papafotis, Paul P. Sotiriadis. 1-4 [doi]
- Towards an Improved Model for 65-nm CMOS at Cryogenic TemperaturesJie Ning, Matthew Schormans, Andreas Demosthenous. 1-5 [doi]
- A Bio-Inspired Neuromorphic Active Vision System Based on Fixational Eye MovementsSimone Testa, Giacomo Indiveri, Silvio P. Sabatini. 1-5 [doi]
- Bifurcation Analysis of PV-Fed Quadratic Boost Converter using the Filippov MethodBrendan Hayes, Marissa Condon. 1-4 [doi]
- Computing-in-Memory Architecture Based on Field-Free SOT-MRAM with Self-Reference MethodChao Wang, Zhaohao Wang, Yansong Xu, Jianlei Yang 0001, Youguang Zhang, Weisheng Zhao. 1-4 [doi]
- A Machine-Learning Based Microwave Sensing Approach to Food Contaminant DetectionLuca Urbinati, Marco Ricci, Giovanna Turvani, Jorge A. Tobon Vasquez, Francesca Vipiana, Mario R. Casu. 1-5 [doi]
- Emulator Design and Generation of Synthetic Dataset in Multi-Ion SensingIvan Ny Hanitra, Danilo Demarchi, Sandro Carrara, Giovanni De Micheli. 1-5 [doi]
- Above 60 GHz Bandwidth 10 GS/s Sampling Rate Track-and-Hold Amplifier in 130 nm SiGe BiCMOS TechnologyLiang Wu, Maxim Weizel, Johann-Christoph Scheytt. 1-4 [doi]
- Reconfigurable and Computationally Efficient Architecture for Multi-Armed Bandit AlgorithmsS. V. Sai Santosh, Sumir Jagdish Darak. 1-5 [doi]
- Robust DC-DC Converter using a-InGaZnO TFTs for Self-Contained ElectronicsBhawna Tiwari, Pydi Ganga Bahubalindruni, Mayank Gupta, Pradeep Mahato, Deepak Gupta, Ashutosh Tripathi. 1-5 [doi]
- Application-Driven Model of a PPG Sensing Modality for the Informed Design of Self-Powered, Wearable Healthcare SystemsHenry L. Bishop, Peng Wang, Benton H. Calhoun. 1-5 [doi]
- Live Demonstration: An Intelligent Scalp Diagnosis System using Deep Learning for Scalp HealthcareWan-Jung Chang, Jian-Yu Lin, Jian-Ping Su, Liang-Bi Chen, Chia-Hao Hsu, Yi-Chan Chiu, Ming-Che Chen. 1 [doi]
- An Ultra Low Power CMOS MPPT Power Conditioning Circuit for Energy HarvestersFrancarl Galea, Owen Casha, Ivan Grech, Edward Gatt, Joseph Micallef. 1-5 [doi]
- A Design of Input-Decimaiton Technique for Recursive DFT/IDFT AlgorithmChih-Feng Wu, Chun-Hung Chen, Muh-Tian Shiue. 1 [doi]
- TAAC: Task Allocation Meets Approximate Computing for Internet of ThingsWanli Yu, Ardalan Najafi, Yarib Nevarez, Yanqiu Huang, Alberto García Ortiz. 1-5 [doi]
- An Efficient Memory Partitioning Approach for Multi-Pattern Data Access in STT-RAMBinbin Liu, Fan Yang, Dian Zhou, Xuan Zeng 0001. 1-4 [doi]
- A 13 Bit 100 MS/s SAR ADC with 74.57 dB SNDR in 14-nm CMOS FinFETYan Zheng, Fan Ye, Junyan Ren. 1-4 [doi]
- Towards the Multi-Gigabit Ethernet for the Automotive IndustryA. Rodríguez-Pérez, R. Pérez de Aranda, Enrique Prefasi, J. San Pablo, S. Dumont, J. Rosado, I. Enrique, P. Pinzón, D. Ortiz. 1-5 [doi]
- Quasi Class-DE Driving of HIFU Transducer ArraysCarlos Christoffersen, Thinh Ngo, Ruiqi Song, Yushi Zhou, Samuel Pichardo, Laura Curiel. 1 [doi]
- Multilayer Probabilistic Knowledge Transfer for Learning Image RepresentationsNikolaos Passalis, Maria Tzelepi, Anastasios Tefas. 1-5 [doi]
- Energy-Efficient Pulse-Based Convolution for Near-Sensor ProcessingM. Hassan Najafi, S. Rasoul Faraji, Kia Bazargan, David J. Lilja. 1-5 [doi]
- Effects of Parameter Variation on the Accuracy of a Nonlinear Inductor Model for Switch-Mode Power Supplies ApplicationsMatteo Lodi, Alberto Oliveri, Marco Storace. 1-5 [doi]
- A Playful Energy Harvesting Based Teaching Platform for Physical ComputingLech Kolonko, Jörg Velten, Anton Kummert. 1-5 [doi]
- A Multi-Range Duty Cycle Correction Circuit for Multi-Standard Transceivers in 7 nm FinFETRania H. Mekky, Guillaume Fortin, Michael Venditti, Stephane Leclerc. 1-5 [doi]
- Application-Specific Analysis of Different SORN Datatypes for Unum Type-2-Based ArithmeticMoritz Bärthel, Jochen Rust, Steffen Paul. 1-5 [doi]
- Efficient Time-Domain In-Memory Computing Based on TST-MRAMJinkai Wang, Yue Zhang 0010, Chenyu Lian, Yining Bai, Zhe Huang, Guanda Wang, Kun Zhang, Youguang Zhang, Weisheng Zhao. 1-5 [doi]
- Novel Framework for Enabling Hardware Acceleration in GNU RadioKankanala Manohar Reddy, Sumir Jagdish Darak, Maddineni Durga Praveen. 1-5 [doi]
- Live Demonstration: Capturing Short-Lived Currency Arbitrage Opportunities with a Simulated Bifurcation Algorithm-Based Trading SystemMasaya Yamasaki, Ryo Hidaka, Yoshisato Sakai, Jun Yamaguchi, Yasuhito Nakamura, Hayato Goto, Kosuke Tatsumura. 1 [doi]
- Time-Based Error Extraction for Multilevel ReceiversTawfiq Musah. 1-5 [doi]
- Enabling Adaptive and Enhanced Acoustic Sensing using Nonlinear DynamicsClaudia Lenk, Lars Seeber, Martin Ziegler 0006, Philipp Hövel, Stefanie Gutschmidt. 1-4 [doi]
- Deep Learning for Block-Level Compressive Video SensingYifei Pei, Ying Liu, Nam Ling. 1-5 [doi]
- Open Source RFNoC-Based Testbed for Millimeter-Wave Experimentation using USRP Software Defined RadiosAdriana Moreno, Jesus Omar Lacruz, Joerg Widmer. 1-5 [doi]
- A Semiparallel Full-Adder in IMPLY LogicShokat Ganjeheizadeh Rohani, Nima Taherinejad, David Radakovits. 1 [doi]
- Pseudo-Resistor Based Attenuator as an Efficient Electrode Driver for Sinusoidal Stimulation of RetinasHenning Schütz, Raphael Steinhoff, Steffen Moll, Thoralf Herrmann, Günther Zeck, Albrecht Rothermel. 1-5 [doi]
- A High Efficiency DC-DC Converter Architecture with Adjustable Switching Frequency to Suppress Noise Injection in RF Receiver Front-EndsZiyue Xu, Nikita Mirchandani, Mahmoud A. A. Ibrahim, Marvin Onabajo, Aatmesh Shrivastava. 1-5 [doi]
- Analog Solutions of Systems of Linear Equations on a Configurable PlatformAishwarya Natarajan, Jennifer Hasler. 1-5 [doi]
- CardioNet: Deep Learning Framework for Prediction of CVD Risk FactorsMadhuri Panwar, Arvind Gautam, Rashi Dutt, Amit Acharyya. 1-5 [doi]
- A 21pJ/Bit Secured Baseband Processing ASIC for Wireless Body Area NetworksJunchao Wang, Kaining Han, N. G. David, Qiang Fang. 1-5 [doi]
- A Chopper Instrumentation Amplifier with Amplifier Slicing Technique for Offset ReductionTsz Ngai Lin, Bo Wang, Samir Brahim Belhaouari, Amine Bermak. 1-5 [doi]
- A 2Vpk-pk, diff Input Range 1GS/s Voltage-to-Time Converter with Tunable Distortion CompensationChase Puglisi, Erfan Ghaderi, Shrestha Bansal, George LaRue, Subhanshu Gupta. 1-4 [doi]
- Can We Securely Use Approximate Computing?Pruthvy Yellu, Qiaoyan Yu. 1-5 [doi]
- Improved Parallel-IDMA Architecture with Low-Complexity Elementary Signal EstimatorsByeong Yong Kong. 1-4 [doi]
- Low-Power and Memory-Aware Approximate Hardware Architecture for Fractional Motion Estimation Interpolation on HEVCWagner Penny, Guilherme Corrêa, Luciano Agostini, Daniel Palomino 0001, Marcelo Schiavon Porto, Gabriel L. Nazar, Bruno Zatt. 1-5 [doi]
- Evaluation of Non-Series-Parallel Structures for BTI-Aware Automated Design MethodologiesHenrique Kessler, Plinio Finkenauer, Thiago H. Both, Leomar da Rosa, Vinicius V. Camargo. 1-5 [doi]
- Circuit Cost Reduction for Online STDP using NIPIN Selector as Timekeeping Device in RRAM SynapseAshwin Sanjay Lele, Anand Naik, Lakshya Bandhu, Bhaskar Das, Udayan Ganguly. 1-5 [doi]
- An Optimized FPGA-Based Hardware Accelerator for Physics-Based EKF for Battery Cell ManagementAnne K. Madsen, M. Scott Trimboli, Darshika G. Perera. 1-5 [doi]
- Live Demonstration: A Polarization-Based Interference-Tolerant Visible Light Communication LinkMoaaz Ahmed, Muhammad Asim Atta, Amine Bermak. 1 [doi]
- Accelerating Deep Neural Network Computation on a Low Power Reconfigurable ArchitectureYan Xiong, Jian Zhou 0012, Subhankar Pal, David T. Blaauw, H. S. Kim, Trevor N. Mudge, Ronald G. Dreslinski, Chaitali Chakrabarti. 1-5 [doi]
- A Power Efficient Multi-Bit Accelerator for Memory Prohibitive Deep Neural NetworksSuhas Shivapakash, Hardik Jain, Olaf Hellwich, Friedel Gerfers. 1-5 [doi]
- Wearable System Design using Intrinsically Stretchable Temperature SensorChenxin Zhu, Elizabeth Schell, Min-Gu Kim, Zhenan Bao, Boris Murmann. 1-4 [doi]
- An Active CMOS NMR Field Probe with Custom Transceiver and ΣΔ Modulator ASICs and an Optical LinkJianyu Zhao, Ayman Mohamed, Jens Anders. 1-5 [doi]
- On First-Order Compensation of Timing Mismatch in Two-Channel TIADCsYinan Wang, Xiangyu Liu, Håkan Johansson, Chengxuan Zhao, Kairang Chen, Xi Zhu. 1-5 [doi]
- BEOL NEM Relay-Based Inductorless DC-DC ConvertersRen Li, Dias Azhigulov, Ahmed Allehyani, Hossein Fariborzi. 1-4 [doi]
- A CMOS Image Sensor with Column-Parallel Cyclic-SAR ADCAmandeep Kaur, M. B. Karthik, Mukul Sarkar. 1-5 [doi]
- High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA OverlayXiangwei Li, Kizheppatt Vipin, Douglas L. Maskell, Suhaib A. Fahmy, Abhishek Kumar Jain. 1-5 [doi]
- An Optimized Compression Strategy for Compressor-Based Approximate MultiplierManzhen Wang, Yuanyong Luo, Mengyu An, Yuou Qiu, Muhan Zheng, Zhongfeng Wang, Hongbing Pan. 1-5 [doi]
- A Spiking Recurrent Neural Network with Phase Change Memory Synapses for Decision MakingGiacomo Pedretti, Valerio Milo, S. Hashemkhani, Piergiulio Mannocci, O. Melnic, Elisabetta Chicca, Daniele Ielmini. 1-5 [doi]
- Experimental Body-Input Three-Stage DC Offset Calibration Scheme for Memristive CrossbarCharanraj Mohan, Luis A. Camuñas-Mesa, Elisa Vianello, Carlo Reita, José M. de la Rosa, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco. 1-5 [doi]
- Modified Compressed Sparse Row Format for Accelerated FPGA-Based Sparse Matrix MultiplicationMichail Pligouroudis, Rafael Angel Gutierrez Nuno, Tom Kazmierski. 1-5 [doi]
- An 80 A, 2 to 25 ns Configurable Pulse-Width Integrated CMOS Pulsed Laser Driver with On-Chip Mounted Laser DiodeGuillermo Blasco, Dominik Dörich, Eugeni Isern, Ralf Burkard, Elena Martin. 1-5 [doi]
- Spintronic/CMOS-Based Thermal SensorsAbdelrahman G. Qoutb, Eby G. Friedman. 1-5 [doi]
- Auto-Tuned Quadratic Slope Compensation for Current Mode Controlled DC-DC ConvertersAbdelali El Aroudi, Reham Haroun, Kuntal Mandal, Mohamed S. Al-Numay. 1-5 [doi]
- Low Complexity Illumination-Invariant Motion Vector Detection Based on Logarithmic Edge Detection and Edge DifferenceChuanqi Wei, Jiangchao Wu, Man Kay Law, Pui-In Mak, Rui Paulo Martins. 1-5 [doi]
- A 3 to 6 GHz Highly Linear I-Channel Receiver with over +3.0 dBm In-Band P1dB and 200 MHz Baseband Bandwidth Suitable for 5G Wireless and Cognitive Radio ApplicationsJusung Kim, Junning Jiang, José Silva-Martínez, Aydin Ilker Karsilayan. 1 [doi]
- Improving IIR Filter Design by Considering the Allocation and Locations of Poles and ZerosDale J. Shpak. 1-5 [doi]
- CMOS-Free Magnetic Domain Wall Leaky Integrate-and-Fire Neurons with Intrinsic Lateral InhibitionNaimul Hassan, Wesley H. Brigner, Xuan Hu, Otitoaleke G. Akinola, Christopher H. Bennett, Matthew J. Marinella, Felipe García-Sánchez, Jean Anne C. Incorvia, Joseph S. Friedman. 1-5 [doi]
- In-Vivo Dehydration Sensing in Transgenic Tobacco Plants using an Integrated Electrochemical ChipDayananda Desagani, Aakash Jog, Adi Avni, Yosi Shacham-Diamand. 1-5 [doi]
- A Novel Charge Pump with Ultra-Low Current Mismatch and Variation for PLLShujiang Ji, Yuxiao Zhao, Wenjie Xu, Na Yan, Hao Min. 1-4 [doi]
- Toward Secured IoT Devices: A Shuffled 8-Bit AES Hardware ImplementationGhita Harcha, Vianney Lapôtre, Cyrille Chavet, Philippe Coussy. 1-4 [doi]
- Optimization of Stride Prefetching Mechanism and Dependent Warp Scheduling on GPGPUTsung-Han Tsou, Dun-Jie Chen, Sheng-Yang Hung, Yu-Hsiang Wang, Chung-Ho Chen. 1-5 [doi]
- Robust Dual Mode Pass Logic (DMPL) for Energy Efficiency and High PerformanceInbal Stanger, Netanel Shavit, Ramiro Taco, Leonid Yavits, Marco Lanuzza, Alexander Fish. 1-5 [doi]
- Memristor Overwrite Logic (MOL) for Energy-Efficient In-Memory DNNKhaled Alhaj Ali, Mostafa Rizk, Amer Baghdadi, Jean-Philippe Diguet, Jalal Jomaah. 1-5 [doi]
- PointNet on FPGA for Real-Time LiDAR Point Cloud ProcessingLin Bai 0002, Yecheng Lyu, Xin Xu, Xinming Huang 0001. 1-5 [doi]
- An Analog Circuit Technique to Improve a Geophone Frequency Response for Application as Vibration SensorsNavid Hakimitoroghi, Rabin Raut, Mehrdad Mirshafiei, Ashutosh Bagchi. 1-4 [doi]
- A Short Sensing-Time Cyclostationary Feature Detection Based Spectrum Sensor for Cognitive Radio NetworkRahul Shrestha, Shubham Sanjay Telgote. 1-5 [doi]
- SHeFU: Secure Hardware-Enabled Protocol for Firmware UpdatesMd Masoom Rabbani, Jo Vliegen, Mauro Conti, Nele Mentens. 1-5 [doi]
- A 1280×960 Dynamic Vision Sensor with a 4.95-μm Pixel Pitch and Motion Artifact MinimizationYunjae Suh, Seungnam Choi, Masamichi Ito, Jeongseok Kim, Youngho Lee, Jongseok Seo, Heejae Jung, Dong-Hee Yeo, Seol Namgung, Jongwoo Bong, Sehoon Yoo, Seung-Hun Shin, Doowon Kwon, Pilkyu Kang, Seokho Kim, Hoonjoo Na, Kihyun Hwang, Chang-Woo Shin, Jun-Seok Kim, Paul K. J. Park, Joonseok Kim 0002, Hyunsurk Ryu, Yongin Park. 1-5 [doi]
- Supported-BinaryNet: Bitcell Array-Based Weight Supports for Dynamic Accuracy-Energy Trade-Offs in SRAM-Based Binarized Neural NetworkShamma Nasrin, Srikanth Ramakrishna, Theja Tulabandhula, Amit Ranjan Trivedi. 1-5 [doi]
- Fractional-Order Complementary Filters for Sensor ApplicationsPanagiotis Bertsias, Costas Psychalinos, Ahmed S. Elwakil. 1-5 [doi]
- Deep Lightening Network for Low-Light Image EnhancementLi-wen Wang, Zhi-Song Liu, Wan-Chi Siu, Daniel Pak-Kong Lun. 1-5 [doi]
- A Compact Measurement Technique for Detector Capacitance of Charge AmplifiersYixin Song, Whitney Kinnison, Jace Rozsa, Daniel E. Austin, Aaron R. Hawkins, Shiuh-Hua Wood Chiang. 1-4 [doi]
- An 81-99 GHz Tripler with Fundamental Cancellation and 3rd Harmonic Enhancement Technique in 40-nm CMOSXiaolei Su, Xiucheng Hao, Dong Wang, Zhengkun Shen, Zexue Liu, Junhua Liu, Huailin Liao. 1-5 [doi]
- Sparsity-Aware Deep Learning Accelerator Design Supporting CNN and LSTM OperationsShen-Fu Hsiao, Hsuan-Jui Chang. 1-4 [doi]
- Modeling and Characterization of Metastability in Single Flux Quantum (SFQ) SynchronizersGourav Datta, Peter A. Beerel. 1-5 [doi]
- gm/ID Design Considerations for Subthreshold-Based CMOS Two-Stage Operational AmplifiersChaiyanut Aueamnuay, Ajmal Vadakkan Kayyil, Jialin Liu, Narayana Bhagirath Thota, David J. Allstot. 1-5 [doi]
- Feature-Embedded Evolutionary Algorithm for Network OptimizationJianfeng Zhou, Wallace K. S. Tang. 1-5 [doi]
- Hardware-Software Co-Design for Face Recognition on FPGA SoCsHao Wang, Shan Cao, Shugong Xu, Shunqing Zhang. 1-5 [doi]
- A Multi-Sensing Pixel for Integrated Opto-Chemical Sensing with Temperature CompensationMinghuai He, Nicolas Moser, Pantelis Georgiou. 1-5 [doi]
- Graph-Based Power Network Routing for Board-Level High Performance SystemsRassul Bairamkulov, Eby G. Friedman, Abinash Roy, Mali Nagarajan, Vaishnav Srinivas. 1-5 [doi]
- Design and Characterization of Radiation-Hardened MCU for Space Application using Error Correction SRAM and Glitch Removal Clock Buffer CellAnh-Tuan Do, Tony Tae-Hyoung Kim, Xin Liu, Jun Zhou. 1-4 [doi]
- Hybrid Importance Splitting Importance Sampling Methodology for Fast Yield Analysis of Memory DesignsMariam Rakka, Rouwaida Kanj, Ragheb Raad. 1-5 [doi]
- SPICEInverse: Synthesis of an Accelerated Multiplexed Impedance Measurement Technique for Wearable Low-Power Electrochemical SystemsDevangsingh Sankhala, Paul Rice, Sriram Muthukumar, Shalini Prasad. 1-5 [doi]
- An In-Situ Technique for Measuring the Individual Contact Resistance between the Pins of an IC Package and the Board of a Flexible Hybrid Electronic SystemRafid Adnan Khan, Mohammad Muhtady Muhaisin, Gordon W. Roberts. 1-5 [doi]
- A Gain Boosted N-Path Filter with Improved Out of Band RejectionShashank Tiwari, H. K. Ravi, Jayanta Mukherjee 0002. 1-5 [doi]
- SR Latch: The Wrong Introduction to Digital MemoryAbdulhadi Shoufan. 1-5 [doi]
- A 160nW, 56dB SFDR, 109dBOhm, Bidirectional 4uA Max. Input - Differential Output Amplifier with Nested Noise ReductionStefan Nedelcu, Thomas Burger, Christofer Hierold. 1-5 [doi]
- A 2.5-5GHz Injection-Locked Clock Multiplier with Embedded Phase Interpolator in 65nm CMOSR. Gautam, Jaya Deepthi Bandarupalli, Saurabh Saxena. 1-5 [doi]
- Design and Testing of a 32-kHz Frequency Divider Chain Operating at VDD = 76 mVDeni Gernano Alves Neto, Carlos Galup-Montoro. 1-5 [doi]
- A Reconfigurable Passive Voltage Multiplier for Wireless Mobile IoT ApplicationsUlkuhan Guler, Yaoyao Jia, Maysam Ghovanloo. 1 [doi]
- MemTorch: A Simulation Framework for Deep Memristive Cross-Bar ArchitecturesCorey Lammie, Mostafa Rahimi Azghadi. 1-5 [doi]
- Reducing Temperature Induced Unreliability in Sub-Threshold Strong PUFs through Circuit ModelingNimesh Shah, Sumon Kumar Bose, Chip-Hong Chang, Arindam Basu. 1-5 [doi]
- Time Step Impact on Performance and Accuracy of Izhikevich Neuron: Software Simulation and Hardware ImplementationMoslem Heidarpur, Arash Ahmadi, Majid Ahmadi. 1-5 [doi]
- A 336fsrms 0.89mW 200MS/s 5MHz Bandwidth 2-2 MASH ΔΣ Time-to-Digital Converter with Differential Time-Mode Arithmetic UnitsKai Zhu, Jianhua Feng, Yinxuan Lyu. 1-4 [doi]
- A CMOS Multi-Sensor Array for High Accuracy On-Chip Bacterial Growth MonitoringMingzheng Duan, Xiaopeng Zhong, Feng Gao, Amine Bermak, Yi-Kuen Lee. 1-5 [doi]
- Weight Isolation-Based Binarized Neural Networks AcceleratorZhangkong Xian, Hongge Li, Yuliang Li. 1-4 [doi]
- Unified Analysis, Modeling, and Simulation of Chopping Artifacts in Continuous-Time Delta-Sigma ModulatorsRaviteja Theertham, Shanthi Pavan. 1 [doi]
- Polymath: A Platform for Rapid Application Development of Modular EDA ToolsTaimur Rabuske. 1-5 [doi]
- Live Demonstration: CNN Inference on the Focal Plane with a Pixel Processor ArrayStephen J. Carey, Laurie Bose, Thomas S. Richardson 0002, Walterio W. Mayol-Cuevas, Jianing Chen, Piotr Dudek. 1 [doi]
- Energy-Efficient Arbitrary Precision Multi-Bit Multiplication with Bi-Serial In/Near Memory ComputingYuqi Wang, Jian Chen, Yu Pu, Yajun Ha. 1-5 [doi]
- In-Silico Automated Allele-Specific Primer Design for Loop-Mediated Isothermal AmplificationGeorge Alexandrou, Jesus Rodriguez-Manzano, Kenny Malpartida-Cardenas, Pantelis Georgiou, Chris Toumazou, Melpomeni Kalofonou. 1-5 [doi]
- A Stream Hardware Architecture for Keypoint Matching Based on a Speculative ApproachMaria Lepecq, Mehdi Darouich. 1-5 [doi]
- An Efficient Spiking Neuron Hardware System Based on the Hardware-Oriented Modified Izhikevich Neuron (HOMIN) ModelAlexander J. Leigh, Mitra Mirhassani, Roberto Muscedere. 1-2 [doi]
- High-Speed Motion Scene Reconstruction for Spike Camera via Motion Aligned FilteringJing Zhao 0011, Ruiqin Xiong, Tiejun Huang. 1-5 [doi]
- A Three-Level Scoring System for Fast Similarity Evaluation Based on Smith-Waterman AlgorithmYujie Zhang, Jiajun Wu 0004, Minghao Li, Jun Lin, Zhongfeng Wang. 1-5 [doi]
- An 8-Channel 0.45mm2/Channel EEG Recording IC with ADC-Free Mixed-Signal In-Channel Motion Artifact Detection and RemovalAlireza Dabbaghian, Hossein Kassiri. 1-5 [doi]
- A 0.7-V, 192 pA Current Reference with 0.51%/V Line Regulation for Ultra-Low Power ApplicationsIndranil Bhattacharjee, Gajendranath Chowdary. 1-5 [doi]
- Improved Read Access in GC-eDRAM Memory by Dual-Negative Word-Line TechniqueRoman Golman, Robert Giterman, Odem Harel, Adam Teman. 1-5 [doi]
- A High-Throughput Hardware Implementation of SHA-256 AlgorithmYimeng Chen, Shuguo Li. 1-4 [doi]
- Ultra-Low Voltage 4-to-2 Compressors for Near-Vth ComputingAnuradha Chathuranga Ranasinghe, Sabih H. Gerez. 1-5 [doi]
- An FPGA Based System for Interfacing with Crossbar ArraysPatrick Foster, Jinqi Huang, Alexander Serb, Themis Prodromakis, Christos Papavassiliou. 1-4 [doi]
- An AC - DC Rectifier with Active and Non-Overlapping Control for Piezoelectric Vibration Energy HarvestingRobert Chen-Hao Chang, Wei-Chih Chen, Lin Liu, Sheng-Hung Cheng. 1 [doi]
- Algorithmic Enablers for Compact Neural Network Topology Hardware Design: Review and TrendsWilliam Guicquero, Arnaud Verdant. 1-5 [doi]
- Terrain Classification with a Reservoir-Based Network of Spiking NeuronsXinyun Zou, Tiffany Hwu, Jeffrey L. Krichmar, Emre Neftci. 1-5 [doi]
- A Read Voltage Modulation Technique for Leakage Current Compensation in Cross-Point OTS-PRAMKwang-Woo Lee, Hyun Kook Park, Seong-Ook Jung. 1-5 [doi]
- Dynamically Reconfigurable Resource Efficient AES Implementation for IoT ApplicationsAbdelrahman M. Ruby, Shady M. Soliman, Hassan Mostafa. 1-5 [doi]
- A Low-Latency Multi-Touch Detector Based on Concurrent Processing of Redesigned Overlap Split and Connected Component AnalysisByeong Yong Kong, Jooseung Lee, In-Cheol Park. 1 [doi]
- Light-Controlled Photometer with Optoelectronic CMOS Biochip for Quantitative PSA DetectionAlexander Hofmann, Michael Meister, Alexander Rolapp, Peggy Reich, Friedrich Scholz, Eric Schäfer. 1-5 [doi]
- Design Considerations for External Compensation Approaches to OLED Display DegradationJaewook Kwon, Changuk Lee, Youngcheol Chae, Boris Murmann. 1-5 [doi]
- A 128-Point Multi-Path SC FFT ArchitectureShun-Che Hsu, Shen-Jui Huang, Sau-Gee Chen, Shin-Che Lin, Mario Garrido. 1-5 [doi]
- A 6b 1GS/s 2b/Cycle SAR ADC with Body-Voltage Offset CalibrationHsin-Shu Chen, Sheng-Hsiang Huang, Hung-Yen Tai, Sen-Wei Lin, Shih-Wei Wu. 1-4 [doi]
- Modeling SAT-Attack Search ComplexitySaran Phatharodom, Nagarajan Kandasamy, Ioannis Savidis. 1-5 [doi]
- A Variation Robust Inference Engine Based on STT-MRAM with Parallel Read-OutYandong Luo, Xiaochen Peng, Ryan Hatcher, Titash Rakshit, Jorge Kittl, Mark S. Rodder, Jae-sun Seo, Shimeng Yu. 1-5 [doi]
- A PEDOT: PSS/SWCNT-Coated Screen Printed Immunosensor for Histamine Detection in Food SamplesBajramshahe Shkodra, Ali Douaki, Biresaw D. Abera, Pietro Ibba, Enrico Avancini, Giuseppe Cantarella, Luisa Petti, Paolo Lugli. 1-4 [doi]
- Decoupling the Multi-Rate Dataflow Execution in Coarse-Grained Reconfigurable ArrayTu Hong, Ning Guan, Chen Yin, Qin Wang, Jianfei Jiang, Jing Jin, Guanghui He, Naifeng Jing. 1-5 [doi]
- A Study of Harmonics Generated by the IQ RFDACJovan Markovic, Damir Hamidovic, Peter Preyler, C. Mayer, Andreas Springer, Mario Huemer. 1-5 [doi]
- Deep Sub-pJ/Bit Low-Area Energy-Security Scalable SIMON Crypto-Core in 40 nmSachin Taneja, Massimo Alioto. 1-5 [doi]
- RavenFlow: Congestion-Aware Load Balancing in 5G Base Station NetworkWenjun Wu, Lingge Jiang, Chen He, Di He, Jian Zhang. 1-5 [doi]
- Mixed Signal Multiply and Adder Parallel Circuit for Deep Learning Convolution OperationsJosé Ángel Díaz-Madrid, Ginés Doménech-Asensi, Ramón Ruiz Merino, Juan Zapata-Pérez, José Javier Martínez 0001. 1-5 [doi]
- Super-Gain-Boosted Miller Op-Amp Based on Nested Regulated Cascode Techniques with FoMAOLDC = 24, 614kV/V.MHz.pF/μWattAnindita Paul, Jaime Ramírez-Angulo, Antonio J. López-Martín, Ramón González Carvajal, Alejandro Díaz-Sánchez. 1-5 [doi]
- A High Voltage CMOS Transceiver for Low-Field NMR with a Maximum Output Current of 1.4 AppHeiko Bürkle, Kevin Schmid, Tobias Klotz, Reiner Krapf, Jens Anders. 1-5 [doi]
- Insertion-Based Procedural Construction and Optimization of Parallel Prefix AddersMineo Kaneko. 1-5 [doi]
- Computerized Logo Synthesis with Wavelets-Enhanced Adversarial LearningLongchun Mao, Jinghua Wang, Jianmin Jiang. 1-5 [doi]
- SmartFork: Partitioned Multicast Allocation and Switching in Network-on-Chip RoutersDimitrios Konstantinou, Chrysostomos Nicopoulos, JungHee Lee, Georgios Ch. Sirakoulis, Giorgos Dimitrakopoulos. 1-5 [doi]
- Proportional Source Transconductances Integrator for CMOS Analog Filtering with CalibrationLucas Costa D'Eça, Rodrigo Barros da Silva, Fabian Souza de Andrade, Edson Pinto Santana, Ana Isabela Araújo Cunha. 1-5 [doi]
- Low-Cost Remarked Counterfeit IC Detection using LDO RegulatorsSreeja Chowdhury, Fatemeh Ganji, Domenic Forte. 1-5 [doi]
- W-Band Synthesized Modulator and Demodulator with Wideband Performance in 65-nm CMOSZhenpeng Zheng, Xiangyu Meng, Jiaqi Zhang, Mo Zhou, Dihu Chen. 1-4 [doi]
- Design of Complex IIR Digital Filters using Transformed VariablesKenneth Martin. 1-4 [doi]
- Ultra-Compact, Entirely Graphene-Based Nonlinear Leaky Integrate-and-Fire Spiking NeuronH. Wang, Nicoleta Cucu Laurenciu, Yande Jiang, Sorin Dan Cotofana. 1-5 [doi]
- Live Demonstration: Low-Power and High-Speed Deep FPGA Inference Engines for Weed Classification at the EdgeCorey Lammie, Mostafa Rahimi Azghadi. 1 [doi]
- Live Demonstration: Performance Evaluation of Electrical Impedance Tomography Systems using a Color-Coded Full Reference SNR MethodYu Wu, Dai Jiang, Nazanin Neshatvar, Farnaz Fahimi Hanzaee, Andreas Demosthenous. 1 [doi]
- SS27 Radiation Protection and Monitoring Experiment on-Board a 1U CubeSat and its Ground VerificationTomoaki Murase, Hirokazu Masui, Mengu Cho, Shu Wei. 1-5 [doi]
- Miniature Electromagnetic Sensor Nodes for Wireless Surgical Navigation SystemsHyunwoo Park, CheolJun Park, Soon-Jae Kweon, Ji-Hoon Suh, Jaesuk Choi, Minkyu Je. 1-5 [doi]
- Multiply-Accumulate Enhanced BDD-Based Logic Synthesis on RRAM CrossbarsSaman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler. 1-5 [doi]
- A Combined ISFET-Electric Field Actuation System for Enhanced Detection of DNA: A Proof-of-ConceptLewis Keeble, Nicolas Moser, Jesus Rodriguez-Manzano, Pantelis Georgiou. 1-5 [doi]
- Learning and Feature Extraction Based Fundamental Frequency Determination Algorithm in Very Low SNR ScenarioShiang-Chih Hua, Jian-Jiun Ding, Chih-Hao Wang, Liang-Yu Ouyang, Jin-Yu Huang. 1-5 [doi]
- Google's PageRank and the Pedagogy of Linear Dynamic SystemsBabak Ayazifar. 1-5 [doi]
- HBUCNNA: Hybrid Binary-Unary Convolutional Neural Network AcceleratorS. Rasoul Faraji, Pierre Abillama, Gaurav Singh, Kia Bazargan. 1-5 [doi]
- Background Calibration of Time-Interleaved ADC for Optical Coherent Receivers using Error Backpropagation TechniquesFredy Solis, Alvaro Fernandez Bocco, Damian A. Morero, Mario R. Hueda, Benjamin T. Reyes. 1-5 [doi]
- Optimization of Analog Accelerators for Deep Neural Networks InferenceAndrea Fasoli, Stefano Ambrogio, Pritish Narayanan, Hsinyu Tsai, Charles Mackin, Katherine Spoon, Alexander Friz, An Chen, Geoffrey W. Burr. 1-5 [doi]
- An Unconditionally Stable 28 GHz 18 dB Gain LNA Employing Current-ReuseMadhavi Kadam, Sankaran Aniruddhan, Abhishek Kumar 0007. 1-4 [doi]
- A Sub-μW 3-10MHz Stacked Oscillator with a Duty-Cycle Calibrated Level ShifterGonçalo Rodrigues, Diogo M. Caetano, Diogo Brito, Jorge R. Fernandes, Taimur Gibran Rabuske. 1-5 [doi]
- Deterministic Finite State Machines for Stochastic Division in Unipolar FormatNikos Temenos, Paul P. Sotiriadis. 1-5 [doi]
- Short-Range Quality-Factor Modulation (SquirM) for Low Power High Speed Inductive Data TransferMatthew Schormans, Dai Jiang, Andreas Demosthenous, Virgilio Valente. 1 [doi]
- Position-Based CMOS Charge Qubits for Scalable Quantum Processors at 4KRobert Bogdan Staszewski, Panagiotis Giounanlis, Ali Esmailiyan, Hongying Wang, Imran Bashir, Cagri Cetintepe, Dennis Andrade-Miceli, Mike Asker, Dirk Leipold, Teerachot Siriburanon, Andrii Sokolov, Elena Blokhina. 1-5 [doi]
- Automated Service Discovery for Social Internet-of-Things SystemsAbdullah Khanfor, Hakim Ghazzai, Ye Yang, Mohammad Rafiqul Haider, Yehia Massoud. 1-5 [doi]
- A 50Gb/s PAM-4 Optical Receiver with Si-Photonic PD and Linear TIA in 40nm CMOSYang Liu, Nan Qi, Xiuli Xu, Weizhong Li, Lei Wang, Minjia Chen, Qixiang Cheng, Jingbo Shi, Liyuan Liu, Jian Liu, Xi Xiao, Nanjian Wu. 1-4 [doi]
- DRAB-LOCUS: An Area-Efficient AES Architecture for Hardware Accelerator Co-Location on FPGAsJacob T. Grycel, Robert J. Walls. 1-5 [doi]
- A Compensation System using Analog Voltage Adder with Continuous Output for AMOLED Display DriversHezi Qiu, Jian Liang, Wenlong Bai, Hing Mo Lam, Junjun An, Congwei Liao, Min Zhang, Hailong Jiao, Shengdong Zhang. 1-5 [doi]
- S4oC: A Self-Optimizing, Self-Adapting Secure System-on-Chip Design Framework to Tackle Unknown Threats - A Network Theoretic, Learning ApproachShahin Nazarian, Paul Bogdan. 1-8 [doi]
- A Highly Efficient Power Model for Correlation Power Analysis (CPA) of Pipelined Advanced Encryption Standard (AES)Jun-Sheng Ng, Juncheng Chen, Nay Aung Kyaw, Ne Kyaw Zwa Lwin, Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee. 1-5 [doi]
- Live Demonstration: Vision-Based Real-Time Fall Detection System on Embedded SystemTsung-Han Tsai 0001, Chin-Wei Hsu, Wei-Chung Wan. 1 [doi]
- Low-Power Fixed-Point Compressed Sensing Decoder with Support OracleLuciano Prono, Mauro Mangia, Alex Marchioni, Fabio Pareschi, Riccardo Rovatti, Gianluca Setti. 1-5 [doi]
- Integrator Based on Local-Feedback Voltage Amplifier and Offset CompensationHiroki Sato, Shigetaka Takagi. 1-5 [doi]
- A Stable Physically Unclonable Function Based on a Standard CMOS NVRJavier Ardila, Joan Santamaria, Karen Florez, Elkim Roa. 1-4 [doi]
- Analysis and Comparison of Distortion of Miller and Feed-Forward Opamps in Negative FeedbackImon Mondal. 1-5 [doi]
- Dynamic Damping in Transimpedance AmplifiersPouria Aminfar, Glenn Cowan. 1-5 [doi]
- A Novel Optimization Algorithm for Notch Bandwidth in Lattice Based Adaptive Filter for the Tracking of Interference in GPSSyed Waqas Arif, Adem Coskun, Izzet Kale. 1-5 [doi]
- An Image Deblurring Processor for Chromatic Aberration Based on the Primal-Dual Algorithm with Cross-Channel PriorChia-Han Huang, Yi-Chang Lu. 1-5 [doi]
- A New Logic-Locking Scheme Resilient to Gate Removal AttackJingbo Zhou, Xinmiao Zhang. 1-5 [doi]
- A Platform for Full-Stack Functional ProgrammingCecil Accetti R. de A. Melo, Peilin Liu, Rendong Ying. 1-5 [doi]
- Spirograph on Oscilloscope: Laboratories in Series for EE101YiNan Sun, Ping Jin, Liying Huangfu, Shuzheng Xu. 1-5 [doi]
- An Optimized VLSI Implementation of an IEEE 802.11n/ac/ax LDPC DecoderSaleh Usman, Mohammad M. Mansour. 1-5 [doi]
- A Dual-Mode Adjustable High-Gain Ultra-Low Noise Transimpedance Amplifier for Fine Dust DetectionReza E. Rad, Arash Hejazi, YoungGun Pu, Kang-Yoon Lee. 1-3 [doi]
- Design Methodology of Clock Polarity Inversion Technique for Frequency DividersXu Cheng 0002, Jue Wang, Jun Han 0003, Xiaoyang Zeng. 1-5 [doi]
- An N × N Multiplier-Based Multi-Bit Strong PUF using Path Delay ExtractionChongyao Xu, Jieyun Zhang, Man Kay Law, Xiaojin Zhao, Pui-In Mak, Rui Paulo Martins. 1-5 [doi]
- Performance of the Open-Circuit Voltage MPPT Technique for Piezoelectric Vibration HarvestersLuigi Costanzo, Alessandro Lo Schiavo, Massimo Vitelli. 1-5 [doi]
- Mathematic Modeling and Circuit Implementation on Multi-Valued MemristorXiaoyuan Wang, Pengfei Zhou, Chenxi Jin, Guangyi Wang, Herbert Ho-Ching Iu. 1-5 [doi]
- Binarized Weight Neural-Network Inspired Ultra-Low Power Speech Recognition Processor with Time-Domain Based Digital-Analog Mixed Approximate ComputingBo Liu 0019, Hao Cai, Yu Gong, Wentao Zhu, Yan Li, Wei Ge, Zhen Wang. 1-5 [doi]
- File Classification Based on Spiking Neural NetworksAna Stanojevic, Giovanni Cherubini, Timoleon Moraitis, Abu Sebastian. 1-5 [doi]
- A Quad-Output Elastic Switched Capacitor Converter and Per-Core LDO with 87% Power Efficiency and 2.5× Core-Frequency Range ImprovementSamantak Gangopadhyay, James W. Tschanz, Arijit Raychowdhury. 1-5 [doi]
- A 100 Gb/s DC-Coupled Optical Modulator Driver for 3D Photonic Electronic Wafer-Scale PackagingXiao Liu, Xi Zhang, Domine Leenaerts, Marion K. Matters-Kammerer. 1-5 [doi]
- An Interface ASIC for an Atmospheric-Pressure MEMS Gyroscope with PLL-Based Phase Adjustment and SC Amplitude RegulationMeng Zhao, Qiancheng Zhao, Wengao Lu, Guizhen Yan. 1-5 [doi]
- A Hybrid Instruction and Functional Level Energy Estimation Framework for Embedded ProcessorsSadia Shamas, Muhammad Adeel Pasha, Shahid Masud. 1-5 [doi]
- Bidirectional Independently Recurrent Neural Network for Skeleton-Based Hand Gesture RecognitionShuai Li 0005, Longfei Zheng, Ce Zhu, Yanbo Gao. 1-5 [doi]
- Implementation of Bayesian Fly Tracking Model using Analog Neuromorphic CircuitsAlin Thomas Tharakan, Dheeraj Bhaskar, Chetan Singh Thakur. 1-5 [doi]
- Invariance Checking Based Trojan Detection Method for Three-Dimensional Integrated CircuitsZhiming Zhang, Qiaoyan Yu. 1-5 [doi]
- An Efficient Task Mapping for Manycore SystemsXiqian Wang, Jiajin Xi, Yinghao Wang, Paul Bogdan, Shahin Nazarian. 1-4 [doi]
- VLSI Architecture of Polynomial Multiplication for BGV Fully Homomorphic EncryptionHsuan-Jui Hsu, Ming-Der Shieh. 1-4 [doi]
- Directly Obtaining Matching Points without Keypoints for Image StitchingYujie Huang, Ming-e Jing, Yibo Fan, Xiaoyong Xue, Xiaoyang Zeng. 1-5 [doi]
- A Segmented SAR/SS ADC with Digital Error Correction and Programmable Resolution for Column-Parallel Sensor ArraysShanshan Dai, Kangping Hu, Jacob K. Rosenstein. 1-5 [doi]
- Analysis of Section Scaling for Multiple-Size DLD Microfluidic Particle SeparationHeyu Yin, Sylmarie Dávila-Montero, Andrew J. Mason. 1-5 [doi]
- A New Signal and Power Composite Modulation Strategy for SRG Based DC MicrogridsY. C. Hua, D. S. Yu, K. C. Li, Herbert H. C. Iu, Tyrone Fernando, Z. Ji, X. S. Zhan. 1-5 [doi]
- 1.88 nA Quiescent Current Capacitor-Less LDO with Adaptive Biasing Based on a SSF Absolute Voltage Difference MeterÓscar Pereira-Rial, P. López, Juan M. Carrillo, Victor M. Brea, Diego Cabello. 1-5 [doi]
- High Speed Operational Amplifier using a-InGaZnO TFTs with Negative CapacitanceRicardo Rodrigues, Pydi Bahubalindruni, Pedro Barquinha. 1-5 [doi]
- Hardware-Aware Pruning of DNNs using LFSR-Generated Pseudo-Random IndicesForoozan Karimzadeh, Ningyuan Cao, Brian Crafton, Justin Romberg, Arijit Raychowdhury. 1-5 [doi]
- A Switched-Capacitor-Based Analog Computer for Solving the 1-D Wave EquationJifu Liang, Nilan Udayanga, Arjuna Madanayake, S. I. Hariharan, Soumyajit Mandal. 1-5 [doi]
- A Low-Power 65/14nm Stacked CMOS Image SensorMinho Kwon, Seunghyun Lim, Hyeokjong Lee, Il-Seon Ha, Moo-young Kim, Il-Jin Seo, Suho Lee, Yongsuk Choi, Kyunghoon Kim, Hansoo Lee, Won-Woong Kim, Seonghye Park, Kyongmin Koh, Jesuk Lee, Yongin Park. 1-4 [doi]
- An Overview of Quantum Algorithms: From Quantum Supremacy to Shor FactorizationSubhasree Patro, Alvaro Piedrafita. 1-5 [doi]
- An All Digital Highly Programable TAF-DPS Based True Random Number Generator Working on Principles of Frequency-Mixing and Frequency-TrackingXiangye Wei, Liming Xiu. 1-5 [doi]
- An Energy-Efficient Low-Voltage Swing Transceiver for mW-Range IoT End-NodesHayate Okuhara, Ahmed Elnaqib, Davide Rossi, Alfio Di Mauro, Philipp Mayer, Pierpaolo Palestri, Luca Benini. 1-5 [doi]
- Uncertainty Quantification of Lithium-Ion Batteries with Polynomial ChaosSimone Orcioni, Massimo Conti. 1-5 [doi]
- Access-Aware Per-Bank DRAM Refresh for Reduced DRAM Refresh OverheadÉder F. Zulian, Christian Weis, Norbert Wehn. 1-5 [doi]
- RecNet: Deep Learning-Based OFDM Receiver with Semi-Blind Channel EstimationChangjiang Liu, Tughrul Arslan. 1-4 [doi]
- Design of Multiphase Class-G SCPA with Enhanced EfficiencyMingming Ma, Fei You, Zehua Xiao, Ting Qian, Zongxi Tang, Songbai He. 1-5 [doi]
- Live Demonstration: Dual-Sensor Measurement of Camptocormia Trunk FlexionSebastian Simmich, Henrik Wolframm, Robert Rieger. 1 [doi]
- A 52dB Spurious-Free Dynamic Range Ku-Band LNA-Mixer in a 130nm SiGe BiCMOS ProcessApoorva Bhatia, Yogesh Darwhekar, Subhashish Mukherjee, Samuel Martin, Nagendra Krishnapura. 1-5 [doi]
- Visual Pattern Recognition with on On-Chip Learning: Towards a Fully Neuromorphic ApproachSandro Baumgartner, Alpha Renner, Raphaela Kreiser, Dongchen Liang, Giacomo Indiveri, Yulia Sandamirskaya. 1-5 [doi]
- A Comparative Study of ISI Errors in Different DAC Structures for CT Delta-Sigma ModulatorsAhmed Abdelaal, John G. Kauffman, Mohamed A. Mokhtar, Maurits Ortmanns. 1-5 [doi]
- Accelerated-Detection of Regeneration in Swing-Limited Comparators used in Slope ADCsB. Bhuvan, K. Devadershan, A. S. Pal, M. Sarkar. 1-5 [doi]
- Ultra-Low Leakage, High Fan-Out Neuro Connection Map with TCAM-Based LUT, Localized Priority Encoder and Decoder-Less SRAMAarthy Mani, Fei Li, Ming Ming Wong, Luo Tao, Liwei Yang, Vishnu Paramasivam, Anh-Tuan Do. 1-4 [doi]
- A High Accuracy Approximate Multiplier with Error CorrectionZhixi Yang, Jun Yang, Xianbin Li, Jian Wang, Zhou Zhang. 1-5 [doi]
- Towards pW-Class IoT Nodes using Crystalline Oxide Semiconductor Dynamic LogicTobias Kaiser, Friedel Gerfers. 1-5 [doi]
- Cryogenic Dynamic LogicNurzhan Zhuldassov, Eby G. Friedman. 1-5 [doi]
- DeepRS: Deep-Learning Based Network-Adaptive FEC for Real-Time Video CommunicationsSheng Cheng, Han Hu, Xinggong Zhang, Zongming Guo. 1-5 [doi]
- Derivation of the Equivalent Input Noise of Multiplicative Distributed Amplifiers for Wideband Optical Receiver ApplicationsTemitope Odedeyi, Izzat Darwazeh. 1-5 [doi]
- Image Processing Applied to Eye Segmentation in Cheese MaturationMariana González, Eliana Budelli, Nicolás Pérez, Patricia Lema. 1-3 [doi]
- Memory-Augmented Auto-Regressive Network for Frame Recurrent Inter PredictionYuzhang Hu, Sifeng Xia, Wenhan Yang, Jiaying Liu 0001. 1-5 [doi]
- Joint Barcode and Text Orientation Detection Model for Unmanned Retail SystemAdnan Sharif, Jun Jia, Jiahe Zhang, Guangtao Zhai. 1-5 [doi]
- Using Machine Learning for Person Identification through Physical ActivitiesIssam Hammad, Kamal El-Sankary. 1-5 [doi]
- Revealing the Secret Parameters of an FPGA-Based "True" Random Number GeneratorSalih Ergün, Burak Acar. 1-4 [doi]
- FruitMeter: An AD5933-Based Portable Impedance Analyzer for Fruit Quality CharacterizationPietro Ibba, Marco Crepaldi, Giuseppe Cantarella, Giorgio Zini, Alessandro Barcellona, Mattia Petrelli, Biresaw Demelash Abera, Bajramshahe Shkodra, Luisa Petti, Paolo Lugli. 1-5 [doi]
- Enabling Efficient Mapping of XMG-Synthesized Networks to Spintronic HardwareSuman Deb, Anupam Chattopadhyay. 1-5 [doi]
- Biosensing IoT Platform for Water Management in VineyardsS. Loddo, M. Soccol, A. Perra, M. Ucchesu, Paolo Meloni, Massimo Barbaro, M. Lo Cascio, C. Sirca. 1-4 [doi]
- Impact of Memristor Defects in a Neuromorphic Radionuclide Identification SystemJorge I. Canales-Verdial, Walt Woods, Christof Teuscher, Marek Osinski, Payman Zarkesh-Ha. 1-5 [doi]
- Cross Entropy Attack on Deep Graph InfomaxQifan Zhang, Junyuan Fang, Jie Zhang, Jiajing Wu, Yongxiang Xia, Zibin Zheng. 1-5 [doi]
- Simulation and Formal: The Best of Both Domains for Instruction Set Verification of RISC-V Based ProcessorsCkristian Duran, Hanssel Morales, Camilo Rojas, Annachiara Ruospo, Ernesto Sánchez, Elkim Roa. 1-4 [doi]
- A 8-ns Settling Time Fully Integrated LDO with Dynamic Biasing and Bulk Modulation Techniques in 40nm CMOST. Nagateja, Neha Kumari, Ke-Horng Chen, Ying-Hsi Lin, Shian-Ru Lin, Tsung-Yen Tsai. 1-4 [doi]
- An Inkjet-Printed Paper-Based Flexible Sensor for Pressure Mapping ApplicationsSteven D. Gardner, J. Iwan D. Alexander, Yehia Massoud, Mohammad R. Haider. 1-5 [doi]
- Effect of External Source Impedance on the Input Impedance of Digital Impedance CircuitsKristy A. Hecht, Christopher G. Daniel, Thomas P. Weldon. 1-5 [doi]
- Model Reverse-Engineering Attack using Correlation Power Analysis against Systolic Array Based Neural Network AcceleratorKota Yoshida, Takaya Kubota, Shunsuke Okura, Mitsuru Shiozaki, Takeshi Fujino. 1-5 [doi]
- An In-Flash Binary Neural Network Accelerator with SLC NAND Flash ArrayWon Ho Choi, Pi-Feng Chiu, Wen Ma, Gertjan Hemink, Tung Thanh Hoang, Martin Lueker-Boden, Zvonimir Bandic. 1-5 [doi]
- CMOS Integrated Impedance to Frequency Converter for Biomedical ApplicationsAva Hedayatipour, Shaghayegh Aslanzadeh, Nicole McFarlane. 1-5 [doi]
- A Highly Precise Analog Subtractor with Background Calibration TechniqueMarco Attanasio, Yongfu Li. 1-5 [doi]
- Affine Deformation Model Based Intra Block Copy for Intra Frame CodingDaowen Li, Zhihao Zhang, Kaitian Qiu, Yaqing Pan, Yingming Li, Haoji Roland Hu, Lu Yu 0003. 1-5 [doi]
- Symmetrical Buffered Clock Tree Synthesis Considering NBTIDeok Keun Oh, Mu Jun Choi, Juho Kim. 1-5 [doi]
- Fast Analog Layout Retargeting with Device AbstractionXuan Dong 0003, Lihong Zhang. 1-5 [doi]
- Correction of the Timing Mismatch Error in Four-Channel Time-Interleaved DACsSaihua Xu, Jun Wei Lee. 1-5 [doi]
- A Low-Cost Instrument for Estimating the Starch Content of Cassava Roots Based on the Measurement of RF Return LossTemitope Odedeyi, Clive Poole, Xinyue Liu, Amany Kassem, Gideon Oyebode, Rabbi Ismail, Izzat Darwazeh. 1-5 [doi]
- A Single-Comparator Active Rectifier with Auto-Calibration in 0.18-μm CMOSChi-An Li, Wei-En Lee, Chi-Huan Lu, Sheng-Ying Lin, Tsung-Hsien Lin. 1-4 [doi]
- Multi-Agent Bipartite Containment over Time-Varying Structurally Balanced NetworksJinliang Shao, Wei Xing Zheng 0001, Lei Shi 0012, Yuhua Cheng, Guanrong Chen. 1-5 [doi]
- Efficient Time-Multiplexed Realization of Feedforward Artificial Neural NetworksLevent Aksoy, Sajjad Parvin, Mohammadreza Esmali Nojehdeh, Mustafa Altun. 1-5 [doi]
- Biometric-Aware Pixel Fused CrossbarsE. Onyejegbu, A. Dorzhigulov, A. P. James. 1-5 [doi]
- Multi-Objective Strategies for Stripped-Functionality Logic LockingZhaokun Han, Muhammad Yasin, Jeyavijayan J. V. Rajendran. 1-5 [doi]
- Chaos in Fully Digital Circuits: A Novel Approach to the Design of Entropy SourcesTommaso Addabbo, Ada Fort, Riccardo Moretti, Marco Mugnaini, Hadis Takaloo, Valerio Vignoli. 1-5 [doi]
- A Systolic Dataflow Based Accelerator for CNNsSaptarsi Das, Arnab Roy, Kiran Kolar Chandrasekharan, Ankur Deshwal, Sehwan Lee. 1-5 [doi]
- A Synthesis Friendly VCO-Based Delta-Sigma ADC with Process Variation ToleranceJue Wang, Xu Cheng, Jun Han, Xiaoyang Zeng. 1-5 [doi]
- Design and Analysis of an E-Band Power Detector in 0.13 μm SiGe BiCMOS TechnologyRaju Ahamed, Mikko Varonen, Dristy Parveg, Md Najmussadat, Mikko Kantanen, Kari A. I. Halonen. 1-4 [doi]
- A Paralleled Greedy LLL Algorithm for 16×16 MIMO DetectionLirui Chen, Yu Wang, Zuocheng Xing, Shikai Qiu, Qinglin Wang, Yang Zhang. 1-5 [doi]
- A 28-nm Convolutional Neuromorphic Processor Enabling Online Learning with Spike-Based RetinasCharlotte Frenkel, Jean-Didier Legat, David Bol. 1-5 [doi]
- DSCR-Net: A Diffractive Sensing and Complex-Valued Reconstruction Network for Compressive SensingZiyang Zheng, Shanghong Wang, Shaohui Li, Wenrui Dai, Junni Zou, Feifei Li, Hongkai Xiong. 1-5 [doi]
- CT PUF: Configurable Tristate PUF against Machine Learning AttacksQiang Wu, Jiliang Zhang 0002. 1-5 [doi]
- Stochastic Mixed-PR: A Stochastically-Tunable Low-Error AdderArdalan Najafi, Alberto García Ortiz. 1 [doi]
- Kernel Least Mean Square Based on the Sparse Nyström MethodHaonan Zhang, Han Jiang, Shiyuan Wang. 1-5 [doi]
- Energy Storage System with Dual Power Inverters for Islanding Operation of MicrogridSewan Heo, Jinsoo Han, Wan-Ki Park. 1-4 [doi]
- CORDIC-SNN: On-FPGA STDP Learning with Izhikevich NeuronsMoslem Heidarpur, Arash Ahmadi, Majid Ahmadi, Mostafa Rahimi Azghadi. 1 [doi]
- Consensus in Multi-Agent System under Aperiodic Denial-of-Service AttacksQiang Jia, Zeyu Han, Wallace K. S. Tang, Jianfeng Zhou. 1-5 [doi]
- Mind the Gap: Bridging Verilog and Computer ArchitectureFernando Passe, Michael Canesche, Omar Paranaiba Vilela Neto, José Augusto Miranda Nacif, Ricardo S. Ferreira. 1-5 [doi]
- A 1.575GHz, 1.63mW CMOS Injection-Locked Ring Oscillator Powered by FBAR-Based PLL ReferenceKangmin Hu, Julie R. Hu, Brian Otis, Patrick Yin Chiang. 1-4 [doi]
- Operational Amplifier Sharing Based High-Pass Sigma-Delta Modulator with Programmable Feedforward Coefficients for ECG Signal AcquisitionPo-Han Su, Kuan-Lin Huang, Shuenn-Yuh Lee. 1-4 [doi]
- Clock Jitter Analysis of Continuous-Time ΣΔ Modulators Based on a Relative Time-Base ProjectionFernando Cardes, Victor Medina, Susana Patón, Luis Hernández 0003. 1 [doi]
- Scalable Block-Based Spiking Neural Network Hardware with a Multiplierless Neuron ModelVishnu P. Nambiar, Eng-Kiat Koh, Junran Pu, Aarthy Mani, Ming Ming Wong, Li Fei, Wang Ling Goh, Anh-Tuan Do. 1-5 [doi]
- Cascading Failures of Power System with the Consideration of Cyber AttacksHaicheng Tu, Hui-Liang Shen, Yongxiang Xia. 1-4 [doi]
- Asymptotic Expressions of Mismatch Variance in Interdigitated GeometriesCarmine Paolino, Fabio Pareschi, Riccardo Rovatti, Gianluca Setti. 1-5 [doi]
- RL Based Network Accelerator Compiler for Joint Compression Hyper-Parameter SearchXiaoyu Feng, Jinshan Yue, Zhe Yuan, Huazhong Yang, Yongpan Liu. 1-5 [doi]
- Neuromorphic Information Processing with Nanowire NetworksZdenka Kuncic, Omid Kavehei, Ruomin Zhu, Alon Loeffler, Kaiwei Fu, Joel Hochstetter, Mike Li, James M. Shine, Adrian Diaz-Alvarez, Adam Z. Stieg, James K. Gimzewski, Tomonobu Nakayama. 1-5 [doi]
- A Three-Phase, One-Tap High Background Light Subtraction Time-of-Flight CameraChandani Anand, Mukul Sarkar, Kapil Jainwal. 1 [doi]
- Analysis of Parasitic Effects on Capacitor-Loaded Broadside-Coupled Split-Ring Resonator RF FiltersPeh Tee Howe, Nor Muzlifah Mahyuddin, José M. de la Rosa. 1-5 [doi]
- Computation-Affordable Recognition System for Activity Identification using a Smart Phone at HomeOscal Tzyh-Chiang Chen, Manh-Hung Ha, Yi Lun Lee. 1-5 [doi]
- An Asynchronous and Low-Power True Random Number Generator using STT-MTJBen Perach, Shahar Kvatinsky. 1 [doi]
- Identification of Frame-Rate Up-Conversion Based on Spatial-Temporal Edge and Occlusion with Convolutional Neural NetworkXiangling Ding, Yanming Huang. 1-5 [doi]
- A Model of Continuous-Time Sigma Delta Modulation Based on Pulse Frequency EncodingVictor Medina, Susana Patón, Eric Gutierrez, Luis Hernandez. 1-5 [doi]
- 1.2V Energy-Efficient Wireless CMOS Potentiostat for Amperometric MeasurementsVirgilio Valente, Nazanin Neshatvar, Evdokia Pilavaki, Matthew Schormans, Andreas Demosthenous. 1 [doi]
- Training Progressively Binarizing Deep Networks using FPGAsCorey Lammie, Wei Xiang, Mostafa Rahimi Azghadi. 1-5 [doi]
- Dynamic Spatial-Temporal Graph Attention Graph Convolutional Network for Short-Term Traffic Flow ForecastingCong Tang, Jingru Sun, Yichuang Sun. 1-5 [doi]
- Analysis of HBT Vector Modulator Phase Shifters Based on Gilbert Cell for sub-THz RegimesMohammad Hassan Montaseri, Mostafa Jafari Nokandi, Aarno Pärssinen, Timo Rahkonen. 1-5 [doi]
- Vertically Stacked CMOS-Compatible Photodiodes for Scanning Electron MicroscopyLionel C. Gontard, Juan Antonio Leñero-Bardallo, Francisco M. Varela-Feria, Ricardo Carmona-Galán. 1-5 [doi]
- Memristive Oscillatory Circuits for Resolution of NP-Complete Logic Puzzles: Sudoku CaseTheodoros Panagiotis Chatzinikolaou, Iosif-Angelos Fyrigos, Rafailia-Eleni Karamani, Vasileios G. Ntinas, Giorgos Dimitrakopoulos, Sorin Cotofana, Georgios Ch. Sirakoulis. 1-5 [doi]
- 0.25pA/Bit Ultra-Low-Leakage 6T Single-Port SRAM on 22nm Bulk Process for IoT ApplicationsVivek Asthana, M. Jagadesh Kumar, Ayush Kulshrestha, Munish Kumar, Saikat Kumar Banik, Shruti Aggarwal. 1-5 [doi]
- Capacitive-Based Gesture Recognition System for Human-Machine Interface in Automotive ApplicationsE. Ferro, J. A. González, M. Segovia. 1-5 [doi]
- A Process-Variation Robust RRAM-Compatible CMOS Neuron for Neuromorphic System-on-a-ChipVishal Saxena. 1-5 [doi]
- TaxoNN: A Light-Weight Accelerator for Deep Neural Network TrainingReza Hojabr, Kamyar Givaki, Kossar Pourahmadi, Parsa Nooralinejad, Ahmad Khonsari, Dara Rahmati, M. Hassan Najafi. 1-5 [doi]
- Multi-Partitioned Software Defined Radio Transceiver Based on Dynamic Partial ReconfigurationSherif Hosny, Eslam Elnader, Mostafa Gamal, Abdelrhman Hussien, Hassan Mostafa. 1-4 [doi]
- High-Speed and Low-Complexity Parallel Long BCH EncoderXinmiao Zhang. 1-5 [doi]
- A Proposal for Multiplierless RLS Adaptive Filters with Implementation Complexity ConstraintLuiz Felipe da S. Coelho, Lisandro Lovisolo, Michel Pompeu Tcheou. 1-5 [doi]
- Distributed Injection-Locking in Analog Ising Machines to Solve Combinatorial OptimizationsM. Ali Vosoughi. 1-5 [doi]
- Efficacy of Satisfiability-Based Attacks in the Presence of Circuit Reverse-Engineering ErrorsQinhan Tan, Seetal Potluri, Aydin Aysu. 1-5 [doi]
- Affine Transformation Based Hierarchical Extreme Learning MachineRongzhi Ma, Jiuwen Cao, Tianlei Wang, Xiaoping Lai. 1-5 [doi]
- A Dual-Band 28/38GHz Cascaded Phase Locked Loop Circuit DesignWenzhe Chen, Tian Xia. 1-5 [doi]
- A Novel Start-Up Technique for Time-Based Boost Converters with Seamless PFM/PWM TransitionTommaso Rosa, Mauro Leoncini, Salvatore Levantino, Massimo Ghioni. 1-5 [doi]
- Study of Periodic Windows for the Chua's Circuit with a Cubic NonlinearityZbigniew Galias. 1-5 [doi]
- Multiple Charge Extractions with Bias-Flip Interface Circuit for Piezoelectric Energy HarvestingLi Teng, Junrui Liang, Zhiyuan Chen. 1-5 [doi]
- Towards an Integrated Software Development Environment for Robotic Applications in MPSoCs with Support for Energy EstimationsPaulo H. Vancin, Anderson R. P. Domingues, Marcelo Paravisi, Sergio F. Johann, Ney Laert Vilar Calazans, Alexandre M. Amory. 1-5 [doi]
- Pipeline Signal Process Scheme for Saving Power Module Controllers in Power Management UnitChih-Wei Liu, Le-Ren Chang-Chien. 1-4 [doi]
- A Voltage Swing Self-Adjustable Match-Line Sensing Scheme for Content-Addressable MemoriesJianwei Zhang, Xuefeng Cao, Rui Yang, Jinghu Li. 1-5 [doi]
- A Latency-Aware Task Offloading in Mobile Edge Computing Network for Distributed Elevated LiDARMichael C. Lucic, Hakim Ghazzai, Ahmad Alsharoa, Yehia Massoud. 1-5 [doi]
- A 27GHz-to-33GHz Variable-Gain Amplifier with Precise 0.5dB Step Size in 40nm-CMOS for 5G and Ka-Band Satellite ApplicationsOlujide Adeniran. 1-4 [doi]
- A Novel Design Reversible Logic Based Configurable Fault-Tolerant Embryonic HardwareKasem Khalil, Bappaditya Dey, Yasser Sherazi, Ashok Kumar 0001, Magdy A. Bayoumi. 1-5 [doi]
- Towards a Universal Methodology for Performance Evaluation of Electrical Impedance Tomography Systems using Full Reference SNRYu Wu 0007, Dai Jiang, Nazanin Neshatvar, Farnaz Fahimi Hanzaee, Andreas Demosthenous. 1-5 [doi]
- Generative Image Inpainting Based on Wavelet Transform Attention ModelChen Wang, Jin Wang, Qing Zhu, Baocai Yin. 1-5 [doi]
- Lower Bounds on Power Consumption of Clock Generators for ADCsBehzad Razavi. 1-5 [doi]
- Analysis of Crop Dynamics through Close-Range UAS PhotogrammetrySergio Arriola-Valverde, Karolina Villagra-Mendoza, Maikel Méndez-Morales, Milton Solórzano-Quintana, Natalia Gómez-Calderón, Renato Rimolo-Donadio. 1-5 [doi]
- A Secure Data-Toggling SRAM for Confidential Data ProtectionWeng-Geng Ho, Kwen-Siong Chong, Tony Tae-Hyoung Kim, Bah-Hwee Gwee. 1 [doi]
- Stability Testing of 2D Filters Based on Tschebyscheff Polynomials and Generalized EigenvaluesFrantisek J. Kraus, Panajotis Agathoklis. 1-5 [doi]
- Period Doubling Route to Chaos in Open Loop Boost Converters under Constant Power Loading and Discontinuous Conduction Mode ConditionsLuis Benadero, Abdelali El Aroudi, Luis Martínez-Salamero, Chi Kong Tse. 1-5 [doi]
- Multi-Bit CNT TSV for 3-D ICsBoris Vaisband, Ange Maurice, Chong Wei Tan, Beng Kang Tay, Eby G. Friedman. 1-5 [doi]
- Food Traceability in Fruit and Vegetables Supply ChainMassimo Conti. 1-5 [doi]
- A 1μW-to-158μW Output Power Pseudo Open-Loop Boost DC-DC with 86.7% Peak Efficiency using Frequency-Programmable Oscillator and Hybrid Zero Current DetectionXiaolong Chen, Enbin Gong, Hao Zhang, Le Ye, Ru Huang. 1-4 [doi]
- Fully Optimized Convolutional Neural Network Based on Small-Scale CrowdLijia Deng, Shui-Hua Wang, Yu-Dong Zhang 0001. 1-5 [doi]
- Towards Hardware Optimal Neural Network Selection with Multi-Objective Genetic SearchOlga Krestinskaya, Khaled Nabil Salama, A. P. James. 1-5 [doi]
- Experimental Verification of Half-Duplex Power Packet TransmissionShinji Katayama, Takashi Hikihara. 1-5 [doi]
- High Efficiency Fully Integrated On-Chip Regulator for Wide-Range Output CurrentYongwan Park, Emre Salman. 1-5 [doi]
- High-Dynamic-Range Image Reconstruction from Pixel-Level Self-Reset ADC SamplesMika Grönroos, Ari Paasio, Mika Laiho. 1-5 [doi]
- A 7-Bit 0.22 dB Step Variable Attenuator with Flat States and Low Phase Variation at 1.5-13.5 GHz using iNMOS SwitchesHamza Kandis, Abdurrahman Burak, Melik Yazici, Mehmet Kaynak, Yasar Gurbuz. 1-4 [doi]
- LSTM-Based Viewpoint Prediction for Multi-Quality Tiled Video Coding in Virtual Reality StreamingMohammadreza Jamali, Stéphane Coulombe, Ahmad Vakili, Carlos Vázquez 0001. 1-5 [doi]
- Accurate Onset Detection Algorithm using Feature-Layer-Based Deep Learning ArchitecturePing-Hung Chen, Jian-Jiun Ding, Jin-Yu Huang, Tzu-Yun Tseng. 1-5 [doi]
- Verification of a Rapidly Multiplexed Circuit for Scalable Action Potential RecordingMohit Sharma, Hunter Joseph Strathman, Ross M. Walker. 1 [doi]
- A Bio-Inspired Recurrent Neural Network with Self-Adaptive Neurons and PCM Synapses for Solving Reinforcement Learning TasksS. Bianchi, I. Muñoz-Martín, S. Hashemkhani, Giacomo Pedretti, Daniele Ielmini. 1-5 [doi]
- Live Demonstration: Versatile Emulation of Spiking Neural Networks on an Accelerated Neuromorphic SubstrateSebastian Billaudelle, Yannik Stradmann, Korbinian Schreiber, Benjamin Cramer, Andreas Baumbach, Dominik Dold, Julian Göltz, Ákos Ferenc Kungl, Timo C. Wunderlich, Andreas Hartel, E. Müller, Oliver Breitwieser, Christian Mauch, Mitja Kleider, Andreas Grübl, David Stöckel, Christian Pehle, Arthur Heimbrecht, Philipp Spilger, Gerd Kiene, Vitali Karasenko, Walter Senn, Mihai A. Petrovici, Johannes Schemmel, K. Meier. 1 [doi]
- Implementation of a Nonlinear Self-Interference Canceller using High-Level SynthesisSakari Lahti, Pablo Pascual Campo, Vesa Lampu, Lauri Anttila, Mikko Valkama, Timo D. Hämäläinen. 1-5 [doi]
- Performing Stochastic Computation DeterministicallyM. Hassan Najafi, Devon Jenson, David J. Lilja, Marc D. Riedel. 1 [doi]
- Modelling of a 100 kW-85 kHz Three-Phase System for Static Wireless Charging and Comparison with a Classical Single-Phase SystemVincenzo Cirimele, Jacopo Colussi, Juan Luis Villa, Alessandro La Ganga, Paolo Guglielmi. 1-5 [doi]
- MC2RAM: Markov Chain Monte Carlo Sampling in SRAM for Fast Bayesian InferencePriyesh Shukla, Ahish Shylendra, Theja Tulabandhula, Amit Ranjan Trivedi. 1-5 [doi]
- Fast Voltage-Based MPPT Control for High Gain Switched Inductor DC-DC Boost ConvertersAbdelali El Aroudi, Reham Haroun, Guidong Zhang, Peiwei Zheng, Mohamed S. Al-Numay, Herbert Ho-Ching Iu. 1-5 [doi]
- On-Chip Embedded Instruments Data Fusion and Life-Time Prognostics of Dependable VLSI-SoCs using Machine-LearningGhazanfar Ali, Leila Bagheriye, Hans G. Kerkhoff. 1-5 [doi]
- A 3.47 e- Read Noise, 81 dB Dynamic Range Backside-Illuminated Multispectral Imager for Near-Infrared Fluorescence Image-Guided SurgerySteven Blair, Amit Deliwala, Eric Chen, Sailesh Subashbabu, Anthony Li, Mebin George, Missael Garcia, Nan Cui, Zhongmin Zhu, Stefan Andonovski, Borislav Kondov, Sinisa Stojanoski, Magdalena Bogdanovska Todorovska, Gordana Petrusevska, Goran Kondov, Viktor Gruev. 1-5 [doi]
- A CORDIC-Based Architecture with Adjustable Precision and Flexible Scalability to Implement Sigmoid and Tanh FunctionsHui Chen, Lin Jiang, Yuanyong Luo, Zhonghai Lu, Yuxiang Fu, Li Li, Zongguang Yu. 1-5 [doi]
- Bias Distribution in ERSFQ VLSI CircuitsGleb Krylov, Eby G. Friedman. 1-5 [doi]
- Efficient Accelerator for Dilated and Transposed Convolution with DecompositionKuo-Wei Chang, Tian-Sheuan Chang. 1-5 [doi]
- Low Quiescent Current, Capacitor-Less LDO with Adaptively Biased Power Transistors and Load Aware Feedback ResistanceBalaji Yadav Battu, Mounika Kelam, Koushik De, Zia Abbas. 1-5 [doi]
- Self Tuning Stochastic Weighted Neural NetworksA. Irmanova, I. Dolzhikova, A. P. James. 1-5 [doi]
- Real-Time and Accurate State-of-Charge Estimation Methodology using Dual Square Root Unscented Kalman FilterRashi Dutt, Murali Chodisetti, Amit Acharyya. 1-5 [doi]
- An Algorithm for Finding Equitable Clusters in Multi-Layer NetworksMatteo Lodi, Fabio Della Rossa, Francesco Sorrentino 0001, Marco Storace. 1-5 [doi]
- Dynamic Memory and Sequential Logic Design using Negative Capacitance FinFETsRamin Rajaei, Yen-Kai Lin, Sayeef S. Salahuddin, Michael T. Niemier, Xiaobo Sharon Hu. 1-5 [doi]
- HyNNA: Improved Performance for Neuromorphic Vision Sensor Based Surveillance using Hybrid Neural Network ArchitectureDeepak Singla, Soham Chatterjee, Lavanya Ramapantulu, Andrés Ussa, Bharath Ramesh 0001, Arindam Basu. 1-5 [doi]
- Fast Packet Classification using RISC-V and HyperSplit Acceleration on FPGAArsinoe Pnevmatikou, George Lentaris, Dimitrios Soudris, Nikos Kokkalis. 1-5 [doi]
- An Adaptive Hybrid with Residue Monitor for Full-Duplex On-Chip InterconnectsPankaj Venuturupalli, Prema Kumar Govindaswamy, Vijaya Sankara Rao Pasupureddi. 1-5 [doi]
- Security Threats in Channel Access Mechanism of Wireless NoC and Efficient CountermeasuresSidhartha Sankar Rout, Akshat Singh, Suyog Bhimrao Patil, Mitali Sinha, Sujay Deb. 1-5 [doi]
- Multi-Channel FSK Inter/Intra-Chip Communication by Exploiting Field-Confined Slow-Wave Transmission LineQian Chen, Chirn Chye Boon, Xueyong Zhang, Chenyang Li, Yuan Liang, Zhe Liu, Ting Guo. 1-5 [doi]
- Bit-Cell Selection Analysis for Embedded SRAM-Based PUFA. Alheyasat, Gabriel Torrens, Sebastià A. Bota, Bartomeu Alorda. 1-4 [doi]
- Voltage-Gated Spin-Hall Effect Based Magnetic Non-Volatile Flip-Flop for High Speed, Low Power and Compact Cell AreaKaili Zhang, Deming Zhang, Chengzhi Wang, Lang Zeng, Weisheng Zhao. 1-5 [doi]
- Online Estimation of State-of-Charge, State-of-Health and Temperature of SupercapacitorPankaj Saha, Munmun Khanra. 1-5 [doi]
- A 28-GHz Massive MIMO Receiver Deploying One-Bit Direct Detection with Wireless SynchronizationHang Zhao, Michael Green. 1-4 [doi]
- Simplifying Neural Networks via Look up Tables and Product of Sums Matrix FactorizationsChai Wah Wu. 1-11 [doi]
- Enhanced Compensation for Voltage Regulators Based on Three-Stage CMOS Operational Amplifiers for Large Capacitive LoadsRiccardo Zurla, Alessandro Cabrini, Marco Pasotti, Guido Torelli. 1-5 [doi]
- RF-Rate Hybrid CNN Accelerator Based on Analog-CMOS and Xilinx RFSoCUdara De Silva, Soumyajit Mandal, Arjuna Madanayake, Jin Wei-Kocsis, Leonid Belostotski. 1-5 [doi]
- Noise Analysis and Design Considerations for Equalizer-Based Optical ReceiversDiaaeldin Abdelrahman, Glenn E. R. Cowan. 1 [doi]
- Enabling the 5G: Modelling and Design of High Q Film Bulk Acoustic Wave Resonator (FBAR) for High Frequency ApplicationsNourhan Ashraf, Yasmin Mesbah, Aya Emad, Hassan Mostafa. 1-4 [doi]
- Accurate Emulation of Memristive Crossbar Arrays for In-Memory ComputingAnastasios Petropoulos, Irem Boybat, Manuel Le Gallo, Evangelos Eleftheriou, Abu Sebastian, Theodore Antonakopoulos. 1-5 [doi]
- A Multiplexed Electrochemical Measurement System for Characterization of Implanted ElectrodesA. Tye Gardner, Hunter J. Strathman, Ross M. Walker. 1-5 [doi]
- A 191 mV/pH Sensitivity and 2219 FPS Frame Rate CMOS Ion Image SensorMingzheng Duan, Xiaopeng Zhong, Jiaqi Chen, Feng Gao, Yi-Kuen Lee, Amine Bermak. 1-5 [doi]
- Design of Reactive Resonant Shielding for Multi-EnerCage-HC SystemPengcheng Zhang, Yaoyao Jia, S. Abdollah Mirbozorgi, Maysam Ghovanloo. 1-5 [doi]
- ATM: Approximate Toom-Cook Multiplication for Speech Processing ApplicationsMohammed Salman Ahmed, Deepthi Amuru, Zia Abbas. 1-5 [doi]
- Leveraging QDI Robustness to Simplify the Design of IoT CircuitsMarcos L. L. Sartori, Rodrigo N. Wuerdig, Matheus T. Moreira, Sergio Bampi, Ney Laert Vilar Calazans. 1-5 [doi]
- Monitoring Myocardial Edema Tissue with Electrical Impedance SpectroscopyNazanin Neshatvar, Louis Regnacq, Dai Jiang, Yu Wu 0007, Andreas Demosthenous. 1-4 [doi]
- Light-Weight Soft-Errors Detection Mechanism in High-Level SynthesisZhiqi Zhu, Benjamin Carrión Schafer. 1-5 [doi]
- Coverage Optimization of the Tunable Ladder Matching NetworksZhaoyang Weng, Wen Jia, Yanshu Guo, Hanjun Jiang, Zhihua Wang. 1-4 [doi]
- gm/ID-Based Frequency Compensation of CMOS Two-Stage Operational AmplifiersChaiyanut Aueamnuay, Ajmal Vadakkan Kayyil, Narayana Bhagirath Thota, Praveen Kumar Venkatachala, David J. Allstot. 1-5 [doi]
- A Mott Insulator-Based Oscillator Circuit for Reservoir ComputingWen Ma, Tyler Hennen, Martin Lueker-Boden, Rick Galbraith, Jonas Goode, Won Ho Choi, Pi-Feng Chiu, Jonathan A. J. Rupp, Dirk J. Wouters, Rainer Waser, Daniel Bedau. 1-5 [doi]
- Ratioed Logic Comparator Based Digital LDO Regulator in 22nm FDSOIDima Kilani, Baker Mohammad, Mihai Sanduleanu. 1-5 [doi]
- PMAC++: Incremental MAC Scheme Adaptable to Lightweight Block CiphersMaya Oda, Rei Ueno, Akiko Inoue, Kazuhiko Minematsu, Naofumi Homma. 1-4 [doi]
- Towards Efficient On-Chip Learning using Equilibrium PropagationZhengyun Ji, Warren J. Gross. 1-5 [doi]
- FIR DACs in CT Incremental Delta-Sigma ModulatorsMohamed A. Mokhtar, Patrick Vogelmann, Ahmed Abdelaal, John G. Kauffman, Maurits Ortmanns. 1-5 [doi]
- A Temperature-Compensated Class-AB Parametric Residue Amplifier for SAR-Assisted Pipeline ADCsJoão Goes, Benjamin Tardivel, João L. A. de Melo, João Marques. 1-5 [doi]
- An Accurate FPGA Online Delay Monitor Supporting All Timing PathsWeixiong Jiang, Rui Li, Heng Yu, Yajun Ha. 1-5 [doi]
- Correlation-Based Calibration for Nonlinearity Mismatches in Dual-Channel TIADCsXiangyu Liu, Hui Xu 0010, Yinan Wang, Nan Li, Håkan Johansson. 1 [doi]
- Greedy Channel Selection for Dynamic Spectrum Access RadiosAlex Lackpour, Xaime Rivas Rey, Geoffrey Mainland, Kapil R. Dandekar. 1-4 [doi]
- Analog-to-Digital Conversion using Self-Averaging Analog Hadamard NetworksHampus Malmberg, Hans-Andrea Loeliger. 1 [doi]
- OTA-Free MASH 2-2 Noise Shaping SAR ADC: System and Design ConsiderationsMasoume Akbari, Mohammad Honarparvar, Yvon Savaria, Mohamad Sawan. 1-5 [doi]
- Dual-Interlocked-Storage-Cell-Based Double-Node-Upset Self-Recoverable Flip-Flop Design for Safety-Critical ApplicationsAibin Yan, Zhelong Xu, Jie Cui 0004, Zuobin Ying, Zhengfeng Huang, Huaguo Liang, Patrick Girard 0001, Xiaoqing Wen. 1-5 [doi]
- A 6-b 20-GS/s 2-Way Time-Interleaved Flash ADC with Automatic Comparator Offset Calibration in 28-nm FDSOIYulang Feng, Hao Deng, Qingjun Fan, Runxi Zhang, Phaneendra Bikkina, Jinghong Chen. 1-4 [doi]
- Detection of Breast Cancer ESR1 p.E380Q Mutation on an ISFET Lab-on-Chip PlatformGeorge Alexandrou, Nicolas Moser, Jesus Rodriguez-Manzano, Pantelis Georgiou, Jacqui Shaw, Charles Coombes, Chris Toumazou, Melpomeni Kalofonou. 1-5 [doi]
- Autonomous UAV Navigation: A DDPG-Based Deep Reinforcement Learning ApproachOmar Bouhamed, Hakim Ghazzai, Hichem Besbes, Yehia Massoud. 1-5 [doi]
- A Harmonic-Canceling Synthesizer using Skew-Circulant-Matrix-Based Coefficient GeneratorGuillermo G. Garayar-Leyva, Hatem Osman, Johan J. Estrada-López, Edgar Sánchez-Sinencio. 1-5 [doi]
- Closed-Form Analysis of Metastability Voltage in 28 nm UTBB FD-SOI CMOS TechnologyFabián Olivera, Antonio Petraglia. 1 [doi]
- Live Demonstration: CNN Edge Computing for Mobile Robot NavigationEnrique Pinero-Fuentes, Antonio Rios-Navarro, Ricardo Tapiador-Morales, Tobi Delbrück, Alejandro Linares-Barranco. 1 [doi]
- Distributed Port Assignment for Extraction of Power Delivery NetworksKan Xu, Eby G. Friedman, Mikhail Popovich, Gregory Sizikov. 1-5 [doi]
- Storing and Retrieving Wavefronts with Resistive Temporal MemoryAdvait Madhavan, Mark D. Stiles. 1-5 [doi]
- Throughput Characterization for Bluetooth Low Energy with Applications in Body Area NetworksMichael A. Ayoub, Ahmed M. Eltawil. 1-4 [doi]
- A Regression-Based Method to Synthesize Complex Arithmetic Computations on Stochastic StreamsArash Ardakani, Amir Ardakani, Warren J. Gross. 1-5 [doi]
- Proxy Circuits for Fault-Tolerant Primitive Interfacing in Reconfigurable Devices Targeting Extreme EnvironmentsAdewale Adetomi, Sangeet Saha, Klaus D. McDonald-Maier, Tughrul Arslan. 1-5 [doi]
- Frequency and Phase Synchronization of Dispersed Generation AC System with Renewable DC through Passivity-Based ControlRutvika Manohar, Takashi Hikihara. 1-5 [doi]
- Optimal Standard Cell Library Composition for 7nmVibhav Kumarswami Salimath, Carl Sechen. 1-5 [doi]
- Haze Removal with Fusion of Local and Non-Local StatisticsJie Chen, Cheen-Hau Tan, Lap-Pui Chau. 1-5 [doi]
- A 63.2μW 11-Bit Column Parallel Single-Slope ADC with Power Supply Noise Suppression for CMOS Image SensorsJingwei Wei, Xuan Li, Lei Sun, Dongmei Li. 1-4 [doi]
- A Multi-Feature Nonlinear-SVM Seizure Detection Algorithm with Patient-Specific Channel Selection and Feature CustomizationM. Reza Karimi, Hossein Kassiri. 1-5 [doi]
- Full Approximation of Deep Neural Networks through Efficient OptimizationCecilia De la Parra, Andre Guntoro, Akash Kumar 0001. 1-5 [doi]
- Effect of Electrolytic Capacitors on the Performance of Multicomponent FractorsArpit Sourav Mohapatra, Karabi Biswas. 1-5 [doi]
- A 37.37μW-Per-Cell Multifunctional Automated Nanopore Sequencing CMOS Platform with 16∗8 Biosensor ArrayChenjie Dong, Yizhou Jiang, Ke Jiang, Yumei Huang, Yajie Qin. 1-4 [doi]
- Emergence of Gabor-Like Receptive Fields in a Recurrent Network of Mixed-Signal Silicon NeuronsValentina Baruzzi, Giacomo Indiveri, Silvio P. Sabatini. 1-5 [doi]
- Ultra-Low-Latency LDPC Decoding Architecture using Reweighted Offset Min-Sum AlgorithmSangbu Yun, Dongyun Kam, Jeongwon Choe, Byeong Yong Kong, Youngjoo Lee. 1-5 [doi]
- VersaTile Convolutional Neural Network Mapping on FPGAsA. Muñío-Gracia, Jorge Fernández-Berni, Ricardo Carmona-Galán, Ángel Rodríguez-Vázquez. 1-4 [doi]
- A 65nm Logic-Compatible Embedded and Flash Memory for In-Memory Computation of Artificial Neural NetworksJunjie Mu, Bongjin Kim. 1-4 [doi]
- Flexible Memory, Bit-Passing and Mixed Logic/Memory Operation of two Intercoupled FeFET ArraysEvelyn T. Breyer, Halid Mulaosmanovic, Stefan Slesazeck, Thomas Mikolajick. 1-5 [doi]
- Challenges in High Current On-Chip Voltage Stacked SystemsKan Xu, Eby G. Friedman. 1-5 [doi]
- A 35-GHz TX and RX CMOS Front-Ends for Ka-Band FMCW Phased-Array Radar TransceiversWei Deng 0001, Rui Wu, Zhijie Chen, Man-Lai Ding, Baoyong Chi. 1-4 [doi]
- Sample Preparation with Free-Flowing Biochips using Microfluidic Binary-Tree NetworkTapalina Banerjee, Sudip Poddar, Sukanta Bhattacharjee, Yong-Ak Song, Ajymurat Orozaliev, Bhargab B. Bhattacharya. 1-5 [doi]
- A 3.12pJ°C2 Ultra-Low-Power Direct-ADC Multi-Range Temperature Sensor for IoT NodesTayebeh Yousefi, Alireza Dabbaghian, Hossein Kassiri. 1-5 [doi]
- Dynamic-Reference Based Early Write Termination for Low Energy SOT-MRAMTaehwan Kim, Eunjong Yeo, Yunho Jang, Yeongkyo Seo, Jongsun Park 0001. 1-5 [doi]
- Extending 2D Saliency Models for Head Movement Prediction in 360-Degree Images using CNN-Based FusionIbrahim Djemai, Sid Ahmed Fezza, Wassim Hamidouche, Olivier Déforges. 1-5 [doi]
- High-Speed Trace Detection DROIC for 15μm-Pitch Cryogenic Infrared FPAsYuze Niu, Yajun Zhu, Wengao Lu, Zhaofeng Huang, Yuting Gu, Yacong Zhang, Zhongjian Chen. 1-5 [doi]
- Efficient and Correct Compilation of Quantum CircuitsRobert Wille, Stefan Hillmich, Lukas Burgholzer. 1-5 [doi]
- A New Architecture of the Phase Frequency Detector with Improved Gain and Minimal Blind Zone for Fast Settling PLLsH. K. Ravi, Shashank Tiwari, Jayanta Mukherjee 0002. 1-5 [doi]
- A Self-Compensated, Low-Offset Voltage Buffer for Input Impedance Boosting in Chopped Neural Front-EndsStefan Reich, Markus Sporer, Maurits Ortmanns. 1-5 [doi]
- A Digitally Assisted Tunable High Pass Filter Based on Flexible a-IGZO TFTs for Biomedical ApplicationsMohammad Zulqarnain, Stefano Stanzione, Eugenio Cantatore. 1-5 [doi]
- Low-Cost, Rapid Prototyping of a Microfluidic Biosensor Cartridge for On-Farm DiagnosticsMatthew Agnew, Niamh Creedon, Ivan O'Connell. 1-4 [doi]
- Noise Shaping Techniques for SNR Enhancement in SAR Analog to Digital ConvertersVipul Bajaj, Anand Kannan, Minkle E. Paul, Nagendra Krishnapura. 1-5 [doi]
- A Hybrid FeMFET-CMOS Analog Synapse Circuit for Neural Network Training and InferenceArman Kazemi, Ramin Rajaei, Kai Ni 0004, Suman Datta, Michael T. Niemier, Xiaobo Sharon Hu. 1-5 [doi]
- A 100-mV-2.5-V Burst Mode Constant on-Time-Controlled Battery Charger with 92% Peak Efficiency and Integrated FOCV TechniqueMurali K. Rajendran, V. Priya, Shourya Kansal, Gajendranath Chowdary, Ashudeb Dutta. 1 [doi]
- A 400 MHz, 8-Bit, 1.75-ps Resolution Pipelined-Two-Step Time-to-Digital Converter with Dynamic Time AmplificationYuting Tu, Rongjin Xu, Dawei Ye, Liangjian Lyu, C.-J. Richard Shi. 1-4 [doi]
- Single Image Dehazing using a Novel Histogram Tranformation NetworkJun Chi, Mingjiang Li, Zihao Meng, Yibo Fan, Xiaoyang Zeng, Ming-e Jing. 1-5 [doi]
- Frequency Behaviour of FeFET-Based Ultra-Low-Power Coupled Oscillator NeuronsHossein Eslahi, Tara J. Hamilton, Sourabh Khandelwal. 1-4 [doi]
- Enumerating Optimal Quantum Circuits using Spectral ClassificationGiulia Meuli, Mathias Soeken, Martin Roetteler, Giovanni De Micheli. 1-5 [doi]
- A Resource-Optimized Patient-Specific Nonlinear-SVM Hypertension Detection Algorithm for Minimally-Invasive High Blood Pressure ControlFatemeh Eshaghi, Esmaeil Najafi Aghdam, Hossein Kassiri. 1-5 [doi]
- High-Frequency Component Restoration for Kalman Filter Based Speech EnhancementHongjiang Yu, Wei-Ping Zhu, Benoît Champagne. 1-5 [doi]
- A Swap-Combine Offset & Flicker Noise Cancellation Technique for Discrete Time AmplifierXuan Li, Rui Ma, Jingwei Wei, Dongmei Li, Guolin Li, Zhihua Wang. 1-5 [doi]
- Effects of Coupling Patterns on Functionality and Robustness of Cyber-Coupled Power SystemsDong Liu 0012, Chi K. Tse, Xi Zhang 0007. 1-5 [doi]
- Memorize, Then Recall: A Generative Framework for Low Bit-Rate Surveillance Video CompressionYaojun Wu, Tianyu He, Zhibo Chen 0001. 1-5 [doi]
- A Class of Polynomial Filters with Equal Step-Response OvershootIgor M. Filanovsky. 1-4 [doi]
- Identifying Task-Related Brain Functional States Via Cortical NetworksShiva Salsabilian, Li Zhu, Christian R. Lee, David J. Margolis, Laleh Najafizadeh. 1-4 [doi]
- Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-ProcessorUtsav Banerjee, Siddharth Das, Anantha P. Chandrakasan. 1-5 [doi]
- Adversarial Perturbation Attacks on GLRT-Based DetectorsIsmail Alkhouri, George K. Atia, Wasfy Mikhael. 1-5 [doi]
- A 120-mW 0.16-ms-Latency Connectivity-Scalable Multiuser Detector for Interleave Division Multiple AccessByeong Yong Kong, In-Cheol Park. 1 [doi]
- Minimax Design of 2-D Complex-Coefficient FIR Filters with Low Group Delay using Semidefinite ProgrammingAshira L. Jayaweera, Sakila S. Jayaweera, Chamira U. S. Edussooriya, Chamith Wijenayake, Arjuna Madanayake. 1-5 [doi]
- Backpropagation-Based Background Compensation of Frequency Interleaved ADC for Coherent Optical ReceiversLeandro Passetti, Agustin C. Galetto, Diego J. Hernando, Damian A. Morero, Benjamin T. Reyes, Mario R. Hueda. 1-5 [doi]
- A Remote FPGA Laboratory as a Cloud MicroserviceLamees M. Al Qassem, Thanos Stouraitis, Ernesto Damiani, Ibrahim Abe M. Elfadel. 1-5 [doi]
- A Random Number Generator Based on Irregular Sampling and Transient Effect Ring OscillatorsBurak Acar, Salih Ergün. 1-5 [doi]
- A 120 dB Dynamic Range Logarithmic Multispectral Imager for Near-Infrared Fluorescence Image-Guided SurgerySteven Blair, Nan Cui, Missael Garcia, Viktor Gruev. 1-5 [doi]
- An Effective Transconductance Controlled Offset Calibration for Dynamic ComparatorsJaehoon Lee, Yong Lim, Barosaim Sung, Seunghyun Oh, Jung-Hoon Chun, Jongwoo Lee. 1-5 [doi]
- Modeling and Analysis of Error Feedback Noise-Shaping SAR ADCsGerardo Molina Salgado, Daniel O'Hare, Ivan O'Connell. 1-5 [doi]
- Deep Reinforcement Learning for Analog Circuit SizingZhenxin Zhao, Lihong Zhang. 1-5 [doi]
- A 3.5-GHz Digitally-Controlled Open-Loop Fractional-N Frequency Divider in 28-nm CMOSTze Hin Cheung, Mikko Martelius, Yury Antonov, Rehman Akbar, Jussi Ryynänen, Aarno Pärssinen, Kari Stadius. 1-5 [doi]
- A 22 Gb/s Directly Modulated Optical Injection-Locked Quantum-Dot Microring Laser Transmitter with Integrated CMOS DriverYang-Hang Fan, Sudharsanan Srinivasan, Yingtao Hu, Di Liang, Ruida Liu, Ankur Kumar, Erwen Li, Zhihong Huang, Raymond G. Beausoleil, Samuel Palermo. 1-4 [doi]
- GC-eDRAM with Body-Bias Compensated Readout and Error Detection in 28nm FD-SOIRobert Giterman, Andrea Bonetti, Andreas Burg, Adam Teman. 1 [doi]
- Memory Footprint Optimization Techniques for Machine Learning Applications in Embedded SystemsManolis Katsaragakis, Lazaros Papadopoulos, Mario Konijnenburg, Francky Catthoor, Dimitrios Soudris. 1-4 [doi]
- Constant-Time BCH Error-Correcting CodeMatthew Walters, Sujoy Sinha Roy. 1-5 [doi]
- A Generalized Signal Quality Estimation Method for IoT SensorsArlene John, Barry Cardiff, Deepu John. 1-5 [doi]
- High-Speed Power-Efficient Coarse-Grained Convolver Architecture using Depth-First Compression SchemeYi-Lin Wu, Yi Lu, Juinn-Dar Huang. 1-5 [doi]
- A 3GS/s Highly Linear Energy Efficient Constant-Slope Based Voltage-to-Time ConverterQian Chen 0027, Yuan Liang, Bongjin Kim, Chirn Chye Boon. 1-5 [doi]
- FedExg: Federated Learning with Model ExchangeZhicheng Mao, Wenrui Dai, Chenglin Li, Yuhui Xu, Shanghong Wang, Junni Zou, Hongkai Xiong. 1-5 [doi]
- Unified Characterization Platform for Emerging NVM Technology: Neural Network Application Benchmarking using off-the-Shelf NVM ChipsSupriya Chakraborty, Abhishek Gupta, Manan Suri. 1-5 [doi]
- Injection Locking of Ring Oscillators with Digitally Controlled Delay ModulationVishnu Unnikrishnan, Okko Järvinen, Kari Stadius, Marko Kosunen, Jussi Ryynänen. 1-4 [doi]
- Exact In-Memory Multiplication Based on Deterministic Stochastic ComputingMohsen Riahi Alam, M. Hassan Najafi, Nima Taherinejad. 1-5 [doi]
- EFFRBNet: A Deep Super Resolution Network using Edge-Assisted Feature Fusion Residual BlocksAlireza Esmaeilzehi, M. Omair Ahmad, M. N. S. Swamy. 1-5 [doi]
- Design of Energy-Efficient Electrocorticography Recording System for Intractable Epilepsy in Implantable EnvironmentsMahnoor Aftab, Syed Adeel Ali Shah, Abdul Rehman Aslam, Wala Saadeh, Muhammad Awais Bin Altaf. 1-5 [doi]
- A Reconfigurable CMOS-Memristor Active InductorJiawei Shen, Spyros Stathopoulos, Themis Prodromakis, Christos Papavassiliou. 1-5 [doi]
- Real-Time Wearable Gait Phase Segmentation for Running And WalkingJien-De Sui, Wei-Han Chen, Tzyy-Yuang Shiang, Tian-Sheuan Chang. 1-5 [doi]
- Continuous-Time Algorithms for Solving Maxwell's Equations using Analog CircuitsNilan Udayanga, S. I. Hariharan, Soumyajit Mandal, Leonid Belostotski, Leonard T. Bruton, Arjuna Madanayake. 1 [doi]
- A 112-Gb/s PAM-4 Linear Optical Receiver in 130-nm SiGe BiCMOSDan Li, Shengwei Gao, Yongjun Shi, Xiaoyan Gui, Nan Qi, Zhiyong Li, Quan Pan, Patrick Chiang, Li Geng. 1-4 [doi]
- An N-Path Band-Pass Filter with Parametric Gain-BoostingShouri Chatterjee, Kamlesh Badiyari, Nagarjuna Nallam. 1 [doi]
- Low-Power Ethanol Sensor Read-Out Circuit using a-InGaZnO TFTsBhawna Tiwari, Prabal Bhatnagar, Pydi Ganga Bahubalindruni, Pedro Barquinha. 1-5 [doi]
- A 7ms Speed Automatic Driving Current Signal Cancellation Technique for Bio-Impedance MeasurementJong Pal Kim. 1-4 [doi]
- Ensemble Learning for Improving Generalization in Aeroponics Yield PredictionJulio Torres-Tello, Suganthi Venkatachalam, Lyman Moreno, Seok-Bum Ko. 1-5 [doi]
- Multi-Level Parallelization Scheme for Distributed HEVC Encoding on Multi-Computer SystemsSami Ahovainio, Alexandre Mercat, Marko Viitanen, Jarno Vanne. 1-5 [doi]
- A Highly Linear Multi-Level SC DAC in a Power-Efficient Gm-C Continuous-Time Delta-Sigma ModulatorYang Zhang 0034, Debajit Basak, Kong-Pang Pun. 1 [doi]
- Supervoxel Segmentation using Spatio-Temporal Lazy Random WalksYi-Xuan Zhan, Chin-Han Shen, Hsu-Feng Hsiao. 1-5 [doi]
- An Energy-Efficient Flexible Capacitive Pressure Sensing SystemYuxuan Huang, Qinghang Zhao, Xiyuan Tang, Fang Su, Nan Sun, Huazhong Yang, Yongpan Liu. 1-5 [doi]
- A Tunable CMOS Thyristor-Based Pulse Generator for Integrated Sensor Interface ApplicationsMahin Esmaeilzadeh, Mohamed Ali, Ahmad Hassan, Morteza Nabavi, Benoit Gosselin, Mohamad Sawan. 1-5 [doi]
- Dynamically Generated Compact Neural Networks for Task Progressive LearningRupesh Raj Karn, Prabhakar Kudva, Ibrahim Abe M. Elfadel. 1-5 [doi]
- Automated Design of Reconfigurable Microarchitectures for Accelerators under Wide-Voltage ScalingSaurabh Jain, Longyang Lin, Massimo Alioto. 1 [doi]
- Detecting Phishing Scams on Ethereum Based on Transaction RecordsQi Yuan, Baoying Huang, Jie Zhang, Jiajing Wu, Haonan Zhang, Xi Zhang. 1-5 [doi]
- Hardware Implementation of Dual-Tree Wavelet Transform Based Image ReconstructionHitesh Sudhakar, Lamia M. Kalam, Sripathi Muralitharan, S. P. Deepu, David S. Sumam. 1-5 [doi]
- Energy-Efficiency Millimeter Wave Communication System Based a New Beam Modulation SchemeShuai Li, Jienan Chen, Jing Xing, Jiyun Tao, Zeyan Lu. 1-5 [doi]
- Fired Neuron Rate Based Decision Tree for Detection of Adversarial Examples in DNNsSi Wang, Wenye Liu, Chip-Hong Chang. 1-5 [doi]
- SEDAAF: FPGA Based Single Exact Dual Approximate Adders for Approximate ProcessorsChandan Kumar Jha 0001, Kailash Prasad, Arun Singh Tomar, Joycee Mekie. 1-5 [doi]
- Attenuation Compensation for High-Frequency Acoustic-Resolution Photoacoustic ImagingHaoran Jin, Siyu Liu, Ruochong Zhang, Zesheng Zheng, Yuanjin Zheng. 1-5 [doi]
- Defining Analog Standard Cell Libraries for Mixed-Signal Computing Enabled through Educational DirectionsJennifer Hasler. 1-5 [doi]
- System Level Modeling and Optimization of Hybrid Vibration Energy HarvestersMounika Kundurthi, Dhiman Mallick, Ankesh Jain. 1-5 [doi]
- Negative Label Guided Discriminative Canonical Correlation Analysis for Semi-Supervised and Semi-Paired LearningXin Guo, Song Wang, Yun Tie, Lin Qi 0001, Ling Guan. 1-5 [doi]
- Multi-Corner Parametric Yield Estimation via Bayesian Inference on Bernoulli Distribution with Conjugate PriorJiahe Shi, Zhengqi Gao, Jun Tao 0001, Yangfeng Su, Dian Zhou, Xuan Zeng 0001. 1-4 [doi]
- Cryptographic Accelerators for Trusted Execution Environment in RISC-V ProcessorsTrong-Thuc Hoang, Ckristian Duran, Akira Tsukamoto, Kuniyasu Suzaki, Cong-Kha Pham. 1-4 [doi]
- Live Demonstration: A Low-Cost Wireless Instrumentation Control SystemD. Enériz, Nicolás Medrano, Belén Calvo. 1 [doi]
- A CMOS Vision Sensor for Background SubtractionDaniel García-Lesta, P. López, Victor M. Brea, Diego Cabello. 1-5 [doi]
- Transistor Placement for Automatic Cell Synthesis through Boolean SatisfiabilityMaicon Schneider Cardoso, Andrei A. O. Bubolz, Jordi Cortadella, Leomar Rosa, Felipe S. Marques. 1-5 [doi]
- Behavioral Models for the Analysis of Dynamic Wireless Charging Systems for Electrical VehiclesKateryna Stoyka, Giulia Di Capua, Gennaro Di Mambro, Nicola Femia, F. Freschi, Antonio Maffucci, Salvatore Ventre. 1-5 [doi]
- Design of an Extremely Low Cutoff Frequency Highpass Frontend for CMOS ISFET via Direct Tunnelling PrincipleJing Liang, Yanjin Lv, Yuanqi Hu. 1-5 [doi]
- Energy Harvesting Circuit for Indoor Light Based on the FOCV and P&O Schemes with an Adaptive Fraction ApproachJunjie Wang