Péter Földesy - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 19 from 19

2020

Non-Contact Vital-Sign Monitoring System for Premature Infants in Neonatal Intensive Care UnitsPéter Földesy, Imre Jánoki, Ákos Zarándy, Péter Pázmány. ercim, 2020(122), 2020. [doi]

Multi-Level Optimization for Enabling Life Critical Visual Inspections of Infants in Resource Limited EnvironmentÁkos Zarándy, Péter Földesy, Ádám Nagy, Imre Jánoki, Dániel Terbe, Máté Siket, Miklós Szabó, Judit Varga. iscas 2020: 1-5 [doi]

2013

A hierarchical vision processing architecture oriented to 3D integration of smart camera chipsRicardo Carmona-Galán, Ákos Zarándy, Csaba Rekeczky, Péter Földesy, Alberto Rodriguez-Perez, Carlos M. Domínguez-Matas, Jorge Fernandez-Berni, Gustavo Liñán Cembrano, Maria Belen Pérez-Verdú, Zoltán Kárász, Manuel Suárez-Cambre, Víctor Manuel Brea Sánchez, Tamás Roska, Ángel Rodríguez-Vázquez. jsa, 59(10-A):908-919, 2013. [doi]

2012

Characterization of silicon field effect transistor sub-THz detectors for imaging systemsPéter Földesy. iscas 2012: 934-937 [doi]

Test and configuration architecture of a sub-THz CMOS detector arrayPéter Földesy, Domonkos Gergelyi, Csaba Fuzy, Gergely Károlyi. ddecs 2012: 101-104 [doi]

2009

3D multi-layer vision architecture for surveillance and reconnaissance applicationsPéter Földesy, Ricardo Carmona-Galán, Ákos Zarándy, Csaba Rekeczky, Ángel Rodríguez-Vázquez, Tamás Roska. ecctd 2009: 185-188 [doi]

2008

Configurable 3D-integrated focal-plane cellular sensor-processor array architecturePéter Földesy, Ákos Zarándy, Csaba Rekeczky. ijcta, 36(5-6):573-588, 2008. [doi]

2007

3D integrated scalable focal-plane processor arrayPéter Földesy, Ákos Zarándy, Csaba Rekeczky, Tamás Roska. ecctd 2007: 954-957 [doi]

High performance processor array for image processingPéter Földesy, Ákos Zarándy, Csaba Rekeczky, Tamás Roska. iscas 2007: 1177-1180 [doi]

2006

Digital implementation of cellular sensor-computersPéter Földesy, Ákos Zarándy, Csaba Rekeczky, Tamás Roska. ijcta, 34(4):409-428, 2006. [doi]

2005

Per-pixel integration time controlled image sensorÁkos Zarándy, Péter Földesy, Tamás Roska. ecctd 2005: 149-152 [doi]

Various implementations of topographic, sensory, cellular wave computersÁkos Zarándy, Péter Földesy, Péter Szolgay, Szabolcs Tõkés, Csaba Rekeczky, Tamás Roska. iscas 2005: 5802-5805 [doi]

2003

PDE-Based Histogram Modification With Embedded Morphological Processing Of The Level-SetsGyörgy Cserey, Csaba Rekeczky, Péter Földesy. jcsc, 12(4):519-538, 2003. [doi]

The New Framework Of Applications: The Aladdin SystemÁkos Zarándy, Csaba Rekeczky, Péter Földesy, István Szatmári. jcsc, 12(6):769-781, 2003. [doi]

2002

A behavioural modelling technique for visual microprocessor mixed-signal VLSI chipsPéter Földesy, Ángel Rodríguez-Vázquez. ijcta, 30(2-3):139-163, 2002. [doi]

2001

Computing on silicon with trigger waves: experiments on CNN-UM chipsCsaba Rekeczky, István Szatmári, Péter Földesy. iscas 2001: 49-52 [doi]

2000

Implementation of non-linear templates using a decomposition technique by a 0.5 μm CMOS CNN universal chipGustavo Liñán, Péter Földesy, A. Rodrignez-Vazquez, Servando Espejo, Rafael Domínguez-Castro. iscas 2000: 401-404 [doi]

An analogic CNN engine board with the 64×64 analog I/O CNN-UM chipIstván Szatmári, Ákos Zarándy, Péter Földesy, L. Kék. iscas 2000: 124-127 [doi]

1997

A 0.8-/spl mu/m CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storageRafael Domínguez-Castro, Servando Espejo, Ángel Rodríguez-Vázquez, Ricardo Carmona, Péter Földesy, Ákos Zarándy, Péter Szolgay, Tamás Szirányi, Tamás Roska. jssc, 32(7):1013-1026, 1997. [doi]

Sign in or sign up to see more results.

runs on WebDSL