Optimize FPGA-Based Neural Network Accelerator with Bit-Shift Quantization - researchr publication

researchr

You are not signed in
Sign in
Sign up

Yu Liu, Xuejiao Liu, Luhong Liang. Optimize FPGA-Based Neural Network Accelerator with Bit-Shift Quantization. In IEEE International Symposium on Circuits and Systems, ISCAS 2020, Sevilla, Spain, October 10-21, 2020. pages 1-5, IEEE, 2020. [doi]

Abstract is missing.

runs on WebDSL