Peng Cao 0002 - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 16 from 16

2024

Ultra-low-power one-hot transmission-gate multiplexer (OTG-MUX) scalable into large fan-in circuits in 28 nm CMOSYuqiang Cui, Weiwei Shan, Peng Cao 0002. integration, 94:102094, January 2024. [doi]

2023

TF-Predictor: Transformer-Based Prerouting Path Delay Prediction FrameworkPeng Cao 0002, Guoqing He, Tai Yang. tcad, 42(7):2227-2237, July 2023. [doi]

Efficient and Accurate ECO Leakage Optimization Framework With GNN and Bidirectional LSTMPeng Cao 0002, Guoqing He, Wenjie Ding, Zhanhua Zhang, Kai Wang, Jun Yang 0006. tvlsi, 31(9):1413-1424, September 2023. [doi]

Topology-Aided Multicorner Timing Predictor for Wide Voltage DesignPeng Cao 0002, Tai Yang, Kai Wang, Wei Bao, Hao Yan. dt, 40(1):62-69, February 2023. [doi]

An efficient path delay variability model for wide-voltage-range digital circuitsWeiwei Shan, Yuqiang Cui, Wentao Dai, Xinning Liu, Jingjing Guo, Peng Cao 0002, Jun Yang 0006. chinaf, 66(2), February 2023. [doi]

A Timing Yield Model for SRAM Cells at Sub/Near-Threshold Voltages Based on a Compact Drain Current ModelShan Shen, Peng Cao 0002, Ming Ling, Longxing Shi. tcad, 42(4):1223-1234, April 2023. [doi]

LaserShoes: Low-Cost Ground Surface Detection Using Laser Speckle ImagingZihan Yan, Yuxiaotong Lin, Guanyun Wang, Yu Cai, Peng Cao 0002, Haipeng Mi, Yang Zhang. CHI 2023: [doi]

2021

2020

Statistical Timing Model for Subthreshold Circuit with Correlated Variation ConsiderationJingjing Guo, Peng Cao 0002, Mengxiao Li, Zhiyuan Liu, Jun Yang. iscas 2020: 1-5 [doi]

2019

An Analytical Gate Delay Model in Near/Subthreshold Domain Considering Process VariationPeng Cao 0002, Zhiyuan Liu, Jingjing Guo, Jiangping Wu. access, 7:171515-171524, 2019. [doi]

A Statistical Timing Model for CMOS Inverter in Near-threshold Region Considering Input Transition TimePeng Cao 0002, Zhiyuan Liu, Bingqian Xu, Jingjing Guo. icecsys 2019: 586-589 [doi]

Accurate and Efficient Interdependent Timing Model for Flip-Flop in Wide Voltage RegionPeng Cao 0002, Zhiyuan Liu 0011, Jingjing Guo, Haoyu Pang, Jiangping Wu, Jun Yang 0006. newcas 2019: 1-4 [doi]

A Statistical Timing Model for Low Voltage Design Considering Process VariationPeng Cao 0002, Zhiyuan Liu 0011, Jiangping Wu, Jingjing Guo, Jun Yang 0006, Longxing Shi. iccad 2019: 1-8 [doi]

A Statistical Current and Delay Model Based on Log-Skew-Normal Distribution for Low Voltage RegionPeng Cao 0002, Jiangping Wu, Zhiyuan Liu, Jingjing Guo, Jun Yang, Longxing Shi. glvlsi 2019: 323-326 [doi]

Sign in or sign up to see more results.

runs on WebDSL