System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs

Karthik Chandrasekar 0001, Christian Weis, Benny Akesson, Norbert Wehn, Kees Goossens. System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs. In Enrico Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013. pages 236-241, EDA Consortium San Jose, CA, USA / ACM DL, 2013. [doi]

Authors

Karthik Chandrasekar 0001

This author has not been identified. Look up 'Karthik Chandrasekar 0001' in Google

Christian Weis

This author has not been identified. Look up 'Christian Weis' in Google

Benny Akesson

This author has not been identified. Look up 'Benny Akesson' in Google

Norbert Wehn

This author has not been identified. Look up 'Norbert Wehn' in Google

Kees Goossens

This author has not been identified. Look up 'Kees Goossens' in Google