System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs

Karthik Chandrasekar 0001, Christian Weis, Benny Akesson, Norbert Wehn, Kees Goossens. System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs. In Enrico Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013. pages 236-241, EDA Consortium San Jose, CA, USA / ACM DL, 2013. [doi]

Abstract

Abstract is missing.