Logic design verification via test generation

Magdy S. Abadir, Jack Ferguson, Tom E. Kirkland. Logic design verification via test generation. IEEE Trans. on CAD of Integrated Circuits and Systems, 7(1):138-148, 1988. [doi]

Abstract

Abstract is missing.